-
- News
- Books
Featured Books
- I-Connect007 Magazine
Latest Issues
Current Issue
Beyond the Rulebook
What happens when the rule book is no longer useful, or worse, was never written in the first place? In today’s fast-moving electronics landscape, we’re increasingly asked to design and build what has no precedent, no proven path, and no tidy checklist to follow. This is where “Design for Invention” begins.
March Madness
From the growing role of AI in design tools to the challenge of managing cumulative tolerances, these articles in this issue examine the technical details, design choices, and manufacturing considerations that determine whether a board works as intended.
Looking Forward to APEX EXPO 2026
I-Connect007 Magazine previews APEX EXPO 2026, covering everything from the show floor to the technical conference. For PCB designers, we move past the dreaded auto-router and spotlight AI design tools that actually matter.
- Articles
- Columns
- Links
- Media kit
||| MENU - I-Connect007 Magazine
Estimated reading time: 1 minute
PDN Planning and Capacitor Selection, Part 2
In last month’s column, PDN Planning and Capacitor Selection Part 1, we looked closely at how to choose the right capacitor to lower the AC impedance of the power distribution network (PDN) at a particular frequency. We also examined capacitor properties and types of capacitors that are readily available and touched on the target frequency approach for analyzing a PDN. This month we will continue on from there looking at the one-capacitor-value-per-decade and optimized value approaches.
Figure 4 shows the effect of using the one-value-per-decade approach where capacitors from each decade are added in parallel. Now to be fair, I have added three of each value from 100uF to 1pF to total 27 capacitors as the target frequency approach, in Figure 2, had a total of 29 capacitors. In this case, the impedance is below the target impedance from 10KHz to 110MHz.
Figure 4: One value capacitor per decade approach.
Notice how the combination of capacitors causes anti-resonant (parallel resonant) peaks where the higher frequency capacitor goes capacitive while the lower frequency capacitor is inductive. This occurs as the LC network produced by the combination is effectively a tank circuit that has parallel resonance at the crossing frequency. This happens each time a different value of capacitor is added. These peaks exceed the 60mΩ impedance of the V shape of the target frequency approach--some as high as 800mΩ below 1GHz which is 13 times higher than the target impedance. If an odd harmonic was to fall on that particular frequency, then emissions would also be very high at that frequency. From extensive simulations, I have noticed that there is a direct correlation between AC impedance peaks and electromagnetic radiation. In fact, if a board fails electromagnetic compliancy, emissions can be dampened by changing the capacitors to ones that have a self-resonant frequency (SRF) close to the radiating frequency.
Read the full column here.
Editor's Note: This column originally appeared in the January 2014 issue of The PCB Design Magazine.
More Columns from Beyond Design
Beyond Design: ReRAM–The Industry's Next Game-ChangerBeyond Design: Demystifying Common‑Mode Radiation
Beyond Design: Managing Linear Workflow Bottlenecks
Beyond Design: Micro-ohm Power Delivery Network for AI-driven GPUs
Beyond Design: The Fundamental Structure of Spectral Integrity
Beyond Design: Slaying Signal Integrity Villains
Beyond Design: Effective Floor Planning Strategies
Beyond Design: Refining Design Constraints