-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSignal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Creating a Design Constraint Strategy
July 24, 2025 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes

Feature Q&A With Kris Moyer, Global Electronics Association
Most designers learn how to set their design constraints through trial and error. EDA vendors’ guidelines explain how to use their particular tools’ constraints, and IPC standards offer a roadmap, but PCB designers usually develop their own unique styles for setting constraints.
Is there a set of best practices for setting constraints? That’s what I asked Global Electronics Association design instructor Kris Moyer, who covers design constraints in his classes. In this interview, Kris discusses how to identify PCB design requirements and set design constraints tightly enough for performance but flexible enough for manufacturing limitations.
What pre-layout analysis should be performed before you begin setting constraints?
Kris Moyer: There are several analyses that should be completed before setting constraints. These include the following:
- Timing/signal integrity: Used to set controlled impedance, termination, length matching and max length, and layer restrictions for digital signals.
- SPICE/power integrity analysis: Used to define the power distribution network (PDN) limits, the current requirements (trace widths), and voltage clearance requirements (Cu-Cu clearance).
- Thermal analysis: Used to determine how many plane layers, the copper weight of the plane layers, temperature rise of the traces (also used to define trace width), and any heat-sinking needed.
- Structural/mechanical analysis: This is the vibration, shock, and other environmental impacts to the design. It’s used to trade off between how many copper layers vs. board thickness for the stackup, and it is also used to evaluate the number and locations of mount holes or other support structures for the board. This analysis also leads to placement restrictions, such as specific placement of tall parts due to the design of the enclosure, or heavy/high mass parts due to special support structures designed into the housing, etc.
- Material analysis: This is an investigation of any special materials that may be needed, such as RF materials, flex materials, etc. These all have an impact on the stackup of the PCB and often lead to routing restrictions. For instance, you can only route the RF signals on the RF layers, or you have fewer routing layers available in the flex sections vs. the rigid sections of a rigid-flex board, limiting your ability to route signals from one rigid section to the next.
To continue reading this Q&A, which originally appeared in the July 2025 Design007 Magazine, click here.
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
Accelerating Embedded Innovation: Orthogone Becomes Texas Instruments Design Partner
09/17/2025 | PRNewswireOrthogone Technologies Inc., a leader in advanced embedded systems and FPGA development, is proud to announce its official designation as a Texas Instruments (TI) Design Services Partner.
BLT Joins Microchip Partner Program as Design Partner
09/17/2025 | BUSINESS WIREBLT, a U.S.-owned and operated engineering design services firm announced it has joined the Microchip Design Partner Program.
Staying on Top of Signal Integrity Challenges
09/16/2025 | Andy Shaughnessy, Design007 MagazineOver the years, Kris Moyer has taught a variety of advanced PCB design classes, both online IPC courses and in-person classes at California State University-Sacramento, where he earned his degrees in electrical engineering. Much of his advanced curriculum focuses on signal integrity, so we asked Kris to discuss the trends he’s seeing in signal integrity today, the SI challenges facing PCB designers, and his go-to techniques for controlling or completely eliminating SI problems.
American Standard Circuits to Exhibit and Host Lunch & Learn at PCB West 2025
09/17/2025 | American Standard CircuitsAnaya Vardya, President, and CEO of American Standard Circuits/ASC Sunstone Circuits has announced that his company will once again be exhibiting at PCB West 2025 to be held at the Santa Clara Convention Center on Wednesday, October 1, 2025.
ASM Technologies Limited signs MoU with the Guidance, Government of Tamilnadu to Expand Design-Led Manufacturing capabilities for ESDM
09/15/2025 | ASM TechnologiesASM Technologies Limited, a pioneer in Design- Led Manufacturing in the semiconductor and automotive industries, announced signing of Memorandum of Understanding (MoU) with the Guidance, Government of Tamilnadu whereby it will invest Rs. 250 crores in the state to expand its ESDM related Design-Led Manufacturing and precision engineering capacity. ASM Technologies will acquire 5 acres of land from the Government of Tamilnadu to set up a state-of-the-art design facility in Tamil Nadu's growing technology manufacturing ecosystem, providing a strong strategic advantage and long-term benefits for ASM.