-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssuePower Integrity
Current power demands are increasing, especially with AI, 5G, and EV chips. This month, our experts share “watt’s up” with power integrity, from planning and layout through measurement and manufacturing.
Signal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Creating a Design Constraint Strategy
July 24, 2025 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes

Feature Q&A With Kris Moyer, Global Electronics Association
Most designers learn how to set their design constraints through trial and error. EDA vendors’ guidelines explain how to use their particular tools’ constraints, and IPC standards offer a roadmap, but PCB designers usually develop their own unique styles for setting constraints.
Is there a set of best practices for setting constraints? That’s what I asked Global Electronics Association design instructor Kris Moyer, who covers design constraints in his classes. In this interview, Kris discusses how to identify PCB design requirements and set design constraints tightly enough for performance but flexible enough for manufacturing limitations.
What pre-layout analysis should be performed before you begin setting constraints?
Kris Moyer: There are several analyses that should be completed before setting constraints. These include the following:
- Timing/signal integrity: Used to set controlled impedance, termination, length matching and max length, and layer restrictions for digital signals.
- SPICE/power integrity analysis: Used to define the power distribution network (PDN) limits, the current requirements (trace widths), and voltage clearance requirements (Cu-Cu clearance).
- Thermal analysis: Used to determine how many plane layers, the copper weight of the plane layers, temperature rise of the traces (also used to define trace width), and any heat-sinking needed.
- Structural/mechanical analysis: This is the vibration, shock, and other environmental impacts to the design. It’s used to trade off between how many copper layers vs. board thickness for the stackup, and it is also used to evaluate the number and locations of mount holes or other support structures for the board. This analysis also leads to placement restrictions, such as specific placement of tall parts due to the design of the enclosure, or heavy/high mass parts due to special support structures designed into the housing, etc.
- Material analysis: This is an investigation of any special materials that may be needed, such as RF materials, flex materials, etc. These all have an impact on the stackup of the PCB and often lead to routing restrictions. For instance, you can only route the RF signals on the RF layers, or you have fewer routing layers available in the flex sections vs. the rigid sections of a rigid-flex board, limiting your ability to route signals from one rigid section to the next.
To continue reading this Q&A, which originally appeared in the July 2025 Design007 Magazine, click here.
Testimonial
"In a year when every marketing dollar mattered, I chose to keep I-Connect007 in our 2025 plan. Their commitment to high-quality, insightful content aligns with Koh Young’s values and helps readers navigate a changing industry. "
Brent Fischthal - Koh YoungSuggested Items
Cadence Giving Foundation Announces Multi-Year Commitment to Expand the AI Hub at San José State University
10/13/2025 | Cadence Design Systems, Inc.The Cadence Giving Foundation today announced a multi-year commitment to expand the AI Hub at San José State University (SJSU) to equip students with the skills, hands-on training and experience needed to excel in careers in artificial intelligence (AI).
NEDME Returns October 22 — The Northwest’s Premier Design & Manufacturing Expo
10/13/2025 | NEDMEThe Northwest Electronics Design & Manufacturing Expo (NEDME) returns on Wednesday, October 22, 2025, at Wingspan Event & Conference Center, Hillsboro. The event brings together engineers, product designers, manufacturers, educators, and community partners for a full day of industry connection, learning, and networking.
Sumitomo Riko Boosts Automotive Design Efficiency 10x with Ansys AI Simulation Technology
10/13/2025 | SynopsysSumitomo Riko is implementing Ansys, part of Synopsys, Inc. AI technology to accelerate time-to-solution and improve efficiency during the design and manufacturing of automotive components.
Si2 Names NVIDIA, Synopsys Technologists to Lead New LLM Benchmarking Coalition
10/10/2025 | BUSINESS WIREThe Silicon Integration Initiative today announced the chair and vice chair of the Si2 Large Language Model Benchmarking Coalition (LBC), a collaborative industry initiative and standards body advancing AI for silicon design and verification that will expedite the development of high-quality large language models for semiconductor design problems.
Quilter Secures $25M Series B to Eliminate Manual PCB Design with Physics-Driven AI
10/09/2025 | BUSINESS WIREQuilter, the first and only company to publicly demonstrate fully autonomous PCB layout through physics-driven AI, announced $25 million in Series B funding led by Index Ventures.