Dana on Data: The Missing AI-NPI Link
Beyond Design: Key SI Considerations for High-speed PCB Design
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Share on:
Suggested Items
IDC: Semiconductor Foundry 2.0 Market is Entering the Growth Phase from Recovery with 11% YoY Growth in 2025
03/24/2025 | IDCAccording to IDC ’s Worldwide Semiconductor Supply Chain Tracking Intelligence latest report, the global semiconductor market, following a recovery in 2024, is expected to experience steady growth in 2025.
STMicroelectronics Recognized as Top 100 Global Innovator 2025 for the Seventh Time
03/24/2025 | STMicroelectronicsSTMicroelectronics, a global semiconductor leader serving customers across the spectrum of electronics applications, has been named in the Top 100 Global Innovators 2025.
SMTA Announces 2025 Technical Program for Electronics in Harsh Environments Conference
03/25/2025 | SMTAThe highly anticipated Electronics in Harsh Environments Conference, scheduled for May 20-22, 2025, in Amsterdam, Netherlands, has released its comprehensive technical program.
Breaking Down Barriers: Key Insights from John Mitchell’s Keynote
03/24/2025 | Brittany Martin, I-Connect007At the core of IPC President and CEO John Mitchell’s keynote at IPC APEX EXPO on March 19, 2025, was a compelling message: electronics drive innovation, but true progress is powered by collaboration. In delivering his keynote, Mitchell challenged industry leaders in attendance with a crucial question, “How can we strike a balance between the growing push for protectionism and the undeniable need for global cooperation?”
Four Industry Leaders Receive IPC President’s Award at IPC APEX EXPO 2025
03/21/2025 | IPCIn recognition of their leadership and significant contributions of time and talent to IPC and the electronics industry, four IPC volunteers were presented with the IPC President’s Award at IPC APEX EXPO in Anaheim, California, on March 18, 2025.