Global PCB Connections: The Future of HDI PCBs
The Shaughnessy Report: The Designer of Tomorrow
Designers Notebook: Impact of Advanced Semiconductor Packaging on PCB Stackup
BOOK EXCERPT: The Printed Circuit Designer’s Guide to... DFM Essentials, Chapter 2
November 14, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
The Printed Circuit Designer’s Guide to... DFM Essentials
by Anaya Vardya, American Standard Circuits / ASC Sunstone Circuits
Chapter 2: Panelization
Panelization is the process of placing one or more PCBs on a manufacturing panel and incorporating features to assist manufacturing (such as tooling holes, fiducials, coupons, panel thieving, etc.). Panelization is one of the highest impact factors in the cost of a PCB.
The panel area available for circuit boards plus coupons is known as the usable area (Figure 2.1). Test coupons are added by the fabricator to the perimeter of the manufacturing panel outside the usable area. The number and type of coupons are based on the specs that the PCBs are being built to and requirements for controlled impedance. Coupons may sometimes further reduce the amount of a PCB panel that is available for the circuit boards. This is defined by the fabricator as required perimeter for coupons. This is typically about 1 inch or 25.4 mm and is a fixed area based on panel size. Panel utilization is measured as a percentage, defined by the total area for PCBs divided by the total panel area.
Cost-effective material utilization is defined by a target panel with greater than 75% panel utilization. Raw laminate is one of the primary cost constituents of a multilayer PCB. Optimizing panel structures around standard base materials while achieving maximum material utilization on one of the standard panel sizes can have a significant impact on multilayer board prices and deliveries. The three most preferred sizes in North America are 12x18 inches, 18x24 inches and 21x24 inches, with 18x24 inches being the most common. For special applications, other panel sizes can be provided. In Asia, typically the shops will process custom panel sizes in order to maximize utilization. The most effective cost per unit area processed is usually found with a larger panel size.
Visit the I-Connect007 library to continue reading The Printed Circuit Designer’s Guide to DFM Essentials.
Share on:
Suggested Items
Würth Elektronik at PEDC 2025
01/14/2025 | Wurth ElektronikOn January 29 to 30, 2025, the Pan-European Electronics Design Conference (PEDC) will convene leading experts from industry and research in Vienna.
The Chemical Connection: Can Changing Spray Nozzles Improve My Etch Quality?
01/13/2025 | Don Ball -- Column: The Chemical ConnectionWhenever the need to improve etch quality due to tightening customer specifications arises, the inevitable question asked early on is, “Will going to a different type of nozzle or nozzle flow rate make my etch quality better?” Unfortunately, the answer is most likely, “Probably not.” (Sorry, folks.) So, why not?
Laser Photonics Propels R&D Efforts in PCB Depaneling
01/01/2025 | BUSINESS WIRELaser Photonics Corporation, a leading global developer of industrial laser systems for cleaning and other material processing applications, and its subsidiary, Control Micro Systems (CMS Laser), announced the expansion of their Printed Circuit Board (PCB) Depaneling technology development project for the electronics market.
High-Generation Panel Production Expected to Drive OLED Notebook Penetration Rate Past 5% by 2027
12/20/2024 | TrendForceTrendForce's latest OLED Technology and Market Development Report reveals that the penetration rate of OLED displays in notebooks is set to increase to 3% in 2024, driven by large-scale procurement from Chinese laptop brands. While growth in 2025 is expected to be moderate, the anticipated introduction of OLED displays in Apple’s MacBook lineup will mark a significant turning point.
Connect the Dots: Designing for Reality: Strip-Etch-Strip
12/05/2024 | Matt Stevenson -- Column: Connect the DotsIn the previous episode of I-Connect007’s On the Line with… podcast, we focused on pattern plating. At this point, we are close to completing our boards and ready for the strip-etch-strip (SES) process. By this stage of the manufacturing process, we have laminated all the internal layers together, drilled the through-holes, applied the image to the external layers through photoresist, plated the copper in those channels to beef up the copper thickness for traces, pads, and through-holes, added a layer of electrolytic tin over the top of that copper to protect it during subsequent stages of production.