-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueSignal Integrity
If you don’t have signal integrity problems now, you will eventually. This month, our expert contributors share a variety of SI techniques that can help designers avoid ground bounce, crosstalk, parasitic issues, and much more.
Proper Floor Planning
Floor planning decisions can make or break performance, manufacturability, and timelines. This month’s contributors weigh in with their best practices for proper floor planning and specific strategies to get it right.
Showing Some Constraint
A strong design constraint strategy carefully balances a wide range of electrical and manufacturing trade-offs. This month, we explore the key requirements, common challenges, and best practices behind building an effective constraint strategy.
- Articles
- Columns
- Links
- Media kit
||| MENU - design007 Magazine
Cadence Signoff Solutions Empower Samsung Foundry’s Breakthrough Success on 5G Networking SoC Design
December 1, 2023 | Cadence Design Systems, Inc.Estimated reading time: 2 minutes
Cadence Design Systems, Inc. announced that Samsung Foundry successfully taped out a 5G networking SoC design on the Samsung 5LPE technology using the Cadence® Quantus™ Extraction Solution and Tempus™ Timing Solution. This accomplishment marks a turning point for Samsung Foundry where the team deployed the Cadence signoff solutions for the first time, achieving a 2X productivity boost that led to faster design closure versus its previous design methodology. The team also experienced significant power, performance and area (PPA) gains on this 120M instance design using the Cadence integrated flow.
One of the most notable aspects of Samsung Foundry’s achievement was the team’s use of the Tempus ECO Option within the Cadence Innovus™ Implementation System, which facilitated faster design convergence and closure, leading to an unprecedented reduction in project timeline. Further contributing to the productivity improvement, Samsung Foundry deployed the Tempus hierarchical static timing analysis feature, enabling hierarchical design closure while optimizing resource allocation and reducing machine and memory demands. Lastly, the Samsung team utilized Tempus and Quantus distributed technology to curtail the overall runtime for this complex design.
“The successful tapeout of our SF5A design for 5G networking was a significant milestone for our team, and the enhanced efficiency and reduced runtime afforded by the Cadence Quantus Extraction Solution and Tempus Timing Solution are a testament to the power of innovation and collaboration between the Cadence and Samsung teams,” said Sangyun Kim, Vice president and head of Foundry Design Technology Team at Samsung Electronics. “We’re committed to pushing the boundaries and leveraging the effectiveness of these signoff tools to deliver our designs to market faster, and we look forward to building upon our success for future projects and advancements.”
“The integrated Quantus Extraction Solution and Tempus Signoff Solution played a pivotal role in enabling Samsung Foundry to achieve enhanced productivity and PPA gains and time-to-market efficiencies,” said Vivek Mishra, corporate vice president in the Digital & Signoff Group at Cadence. “The most rewarding aspect of the collaboration with Samsung Foundry was seeing the team achieve their target design metrics while accelerating the time to market. We’re looking forward to continuing our work together to advance innovation.”
The Quantus Extraction Solution and Tempus Timing Solution are part of the broader Cadence digital full flow, offering a faster path to tapeout. The tools and flow support the company’s Intelligent System Design™ strategy, enabling customers to achieve SoC design excellence.
Testimonial
"Advertising in PCB007 Magazine has been a great way to showcase our bare board testers to the right audience. The I-Connect007 team makes the process smooth and professional. We’re proud to be featured in such a trusted publication."
Klaus Koziol - atgSuggested Items
The Signal Integrity Issue: Design007 Magazine September 2025
09/09/2025 | I-Connect007 Editorial TeamAs the saying goes, “If you don’t have signal integrity problems now, you will eventually.” This month, our experts share a variety of design techniques that can help PCB designers and design engineers achieve signal integrity.
ASC Sunstone Circuits to Exhibit at AEMS 2025
09/09/2025 | American Standard CircuitsASC Sunstone Circuits will be exhibiting at AEMS 2025 (Anaheim Electronics and Manufacturing Show) to be held at the Anaheim Convention Center on September 24 and 25, 2025.
Automation Meets Sustainability
09/08/2025 | Rick Nichols, GreenSource EngineeringGreenSource Engineering (GSE) is proud to have contributed to the first successful reshoring of a PCB facility on a greenfield site in the United States. While we are honored to have played a key role, full credit for this achievement goes to SEL for its vision, commitment, and professionalism.
Cadence to Acquire Hexagon’s Design & Engineering Business
09/08/2025 | Cadence Design SystemsCadence announced it has entered into a definitive agreement to acquire the Design & Engineering (D&E) business of Hexagon AB, which includes its MSC Software business—a pioneer in engineering simulation and analysis solutions.
Synopsys, GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
09/05/2025 | GlobalFoundriesSynopsys, Inc. and GlobalFoundries (GF) announced a new collaboration to launch an educational ‘chip design to tapeout’ program for universities worldwide.