-
- News
- Books
Featured Books
- pcb007 Magazine
Latest Issues
Current IssueThe Essential Guide to Surface Finishes
We go back to basics this month with a recount of a little history, and look forward to addressing the many challenges that high density, high frequency, adhesion, SI, and corrosion concerns for harsh environments bring to the fore. We compare and contrast surface finishes by type and application, take a hard look at the many iterations of gold plating, and address palladium as a surface finish.
It's Show Time!
In this month’s issue of PCB007 Magazine we reimagine the possibilities featuring stories all about IPC APEX EXPO 2025—covering what to look forward to, and what you don’t want to miss.
Fueling the Workforce Pipeline
We take a hard look at fueling the workforce pipeline, specifically at the early introduction of manufacturing concepts and business to young people in this issue of PCB007 Magazine.
- Articles
- Columns
Search Console
- Links
- Media kit
||| MENU - pcb007 Magazine
Estimated reading time: 1 minute

Contact Columnist Form
Trouble in Your Tank: Electroless Copper and D-Sep
In past columns, I presented information about the different types of ICD interconnect defect and its root causes. One key defect that was not discussed was the infamous D-sep. What exactly is D-sep? We will explore this issue and provide several suggestions for process improvement so that you don’t experience D-sep on your expensive, high-reliability printed circuit boards.
Description of the Defect
First, D-sep is a separation of the electroless copper deposit from the post interconnect. Okay, you say! But isn’t that a definition of an ICD? In a way, yes. However, D-sep occurs without a thermal excursion. Let’s list a few other considerations when discussing D-sep:
- An interconnect separation without any thermal stress;
- Stress in the electroless causes it to separate from the interconnect forming a D shape;
- Separation can cover the width of the interlayer or it can cover only a small part of it;
- Occurs most on 1 oz. layers;
- Occurs more often in center of hole;
- Generally occurs more in center of the plating rack (basket); and
- If all other factors are kept constant in the desmear and electroless line, panels with positive etch back may have D-sep when normal desmear will not.
Editor's Note: This article originally appeared in the September 2013 issue of The PCB Magazine.
More Columns from Trouble in Your Tank
Trouble in Your Tank: Interconnect Defect—The Three Degrees of SeparationTrouble in Your Tank: Things You Can Do for Better Wet Process Control
Trouble in Your Tank: Processes to Support IC Substrates and Advanced Packaging, Part 5
Trouble in Your Tank: Materials for PWB Fabrication—Drillability and Metallization
Trouble in Your Tank: Supporting IC Substrates and Advanced Packaging, Part 5
Trouble in Your Tank: Electrodeposition of Copper, Part 6
Trouble in Your Tank: Electrolytic Copper Plating, Part 5
Trouble in Your Tank: Processes to Support IC Substrates and Advanced Packaging, Part 4