-
- News
- Books
Featured Books
- I-Connect007 Magazine
Latest Issues
Current Issue
Beyond the Rulebook
What happens when the rule book is no longer useful, or worse, was never written in the first place? In today’s fast-moving electronics landscape, we’re increasingly asked to design and build what has no precedent, no proven path, and no tidy checklist to follow. This is where “Design for Invention” begins.
March Madness
From the growing role of AI in design tools to the challenge of managing cumulative tolerances, these articles in this issue examine the technical details, design choices, and manufacturing considerations that determine whether a board works as intended.
Looking Forward to APEX EXPO 2026
I-Connect007 Magazine previews APEX EXPO 2026, covering everything from the show floor to the technical conference. For PCB designers, we move past the dreaded auto-router and spotlight AI design tools that actually matter.
- Articles
- Columns
- Links
- Media kit
||| MENU - I-Connect007 Magazine
Estimated reading time: 1 minute
Contact Columnist Form
Achieving Fine Lines and Spaces, Part 2
Achieving high yields with fine lines and spaces requires a good understanding of surface preparation methods. These include pumice and chemical cleaning. In essence, the surface profile of roughness plays a role in resist adhesion.
Pumice vs. Chemical Cleaning
As someone who has frequently worked with PCB fabricators on a global basis, I must confess that surface preparation and imaging issues rank quite high on the list of yield loss. In previous columns, I have stressed the basic fundamentals. That is, understand what you are up against (which soils are on the surface, what are the interactions of the process parameters, etc.) in order to optimize yields. As stated previously, in order to minimize distortion and material stretching, mechanical methods of surface preparation are giving way to chemical cleaning. Copper foils and are also trending toward lower thicknesses in order to improve fine-line etching. Secondly, the need to improve impedance control with today’s high-speed electrical requirements is driving the implementation of low profile copper foil. These lower-profile foils are generally of a finer grain size, further impacting the ability to affect a surface topography sufficient to enhance photoresist adhesion. So let’s first review the importance of surface topography and photoresist adhesion.
Critical Surface Profile Parameters
I stated earlier that poor resist adhesion leading to defects such as opens or shorts, peeling and interfacial voids, are related to numerous issues including, surface preparation, characteristics of the copper foil, lamination parameters, and the formulation of the photoresist itself. There are other causes of poor adhesion that are directly attributable to other factors such as developing and exposure. These causes will be explored in a future column. With respect to surface topography, I already stated that the randomness of the copper topography after surface prep is more beneficial than a unidirectional one seen with mechanical scrubbing. Pumice, aluminum oxide, and chemical clean impart the random or multidirectional topography that we are concerned with. While that is a good thing, let’s take a close look at critical profile or topographical parameters.
Read the full column here.
Editor's Note: This column originally appeared in the December 2013 issue of The PCB Magazine.
More Columns from Trouble in Your Tank
Trouble in Your Tank: Understanding Interconnect Defects, Part 2Trouble in Your Tank: Understanding Interconnect Defects, Part 1
Trouble in Your Tank: Implementing Direct Metallization in Advanced Substrate Packaging
Trouble in Your Tank: Minimizing Small-via Defects for High-reliability PCBs
Trouble in Your Tank: Metallizing Flexible Circuit Materials—Mitigating Deposit Stress
Trouble in Your Tank: Can You Drill the Perfect Hole?
Trouble in Your Tank: Yield Improvement and Reliability
Trouble in Your Tank: Causes of Plating Voids, Pre-electroless Copper