It’s Only Common Sense: Customers Capabilities—and Confidence
Dan’s Biz Bookshelf: ‘The 'NVIDIA Way: Jensen Huang and the Making of a Tech Giant’
Proper Plane Design Techniques
February 12, 2026 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
Continuing our discussion from the November issue of Design007 Magazine on proper plane design, Kris Moyer, an instructor for the Global Electronics Association, shares techniques he teaches his PCB design students to use.
Kris, you spend time on plane design in your advanced design classes. What topics do you focus on, and why is plane design so important?
Kris Moyer: When it comes to plane design, there are several challenges with modern high-speed designs. Planes, or more specifically, mirror/return paths, are critical to proper controlled impedance transmission line design. Additionally, to mitigate high-speed switching “noise,” the use of planar capacitance is now necessary and critical. A significant amount of the “noise” seen on the power and return lines of the digital signals is the result of the Vcc/Ground bounce. These bounces, in turn, are typically the result of the parasitic inductance of the digital devices’ Vcc and GND pins.
As a digital signal changes state from 0-1 or 1-0, there is a momentary demand for increased current from the power rails. This demand needs to be supplied during the transition period. The rate at which current can be supplied is dependent on the resistance (R), inductance (L), and capacitance (C) of the component leads, component values, and trace/transmission line impedance.
Due to the ever-increasing speed/decreasing time of the digital transition, the time delay of the R/L/C of the leads/devices is greater than the total transition time. This means that the classic method of adding a capacitor to the power pins of the digital devices is no longer effective for this instantaneous switching current. This is primarily due to the parasitic inductance (L) of the device leads, and the total capacitance of the power supply must still be considered in the design; therefore, physical capacitors must be included in the design. A capacitor made from a pair of planes, either using dedicated embedded capacitance material or standard PCB material, is the only device in the design with sufficiently low parasitic inductance to respond quickly enough to meet this new, extremely fast switching current demand.
To continue reading this article, which originally appeared in the January 2026 issue of I-Connect007 Magazine, click here.
Share on:
Testimonial
"Your magazines are a great platform for people to exchange knowledge. Thank you for the work that you do."
Simon Khesin - Schmoll MaschinenSuggested Items
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
FlashPCB Names Matthew Belknap Production Manager as Operations Continue to Ramp
04/21/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, has promoted Matthew Belknap to Production Manager, following his recent start with the company earlier this year.
FlashPCB Welcomes Adam Broeckert, EIT as Manufacturing Engineer
04/20/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, is pleased to announce the addition of Adam Broeckert, EIT, as Manufacturing Engineer.
Single Pair Ethernet (SPE): A Valuable Option for Modern Designs
04/20/2026 | Marcy LaRont, I-Connect007When it comes to designing PCBs and full systems for increasingly complex electronics hardware, who doesn’t want to reduce complexity and cost? Single-Pair Ethernet (SPE) has emerged as a solution and is gaining rapid attention across industrial electronics and PCB design because it enables Ethernet communication over a single twisted pair, replacing the traditional two- or four-pair cabling used in standard Ethernet networks. This seemingly simple shift has significant implications for designers: smaller connectors, reduced cable weight, longer reach, and the ability to carry both data and power over a single pair.
DARPA Launches HARQ Program to Integrate Diverse Qubits for Scalable Quantum Computing
04/20/2026 | DARPADARPA has launched the Heterogeneous Architectures for Quantum (HARQ) program, an effort aimed at overcoming one of the most persistent barriers in quantum computing: how to move beyond single-technology systems to achieve and scale practical, high-impact applications.