It’s Only Common Sense: Customers Capabilities—and Confidence
Dan’s Biz Bookshelf: ‘The 'NVIDIA Way: Jensen Huang and the Making of a Tech Giant’
Staying on Top of Signal Integrity Challenges
September 16, 2025 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 1 minute
Over the years, Kris Moyer has taught a variety of advanced PCB design classes, both online IPC courses and in-person classes at California State University-Sacramento, where he earned his degrees in electrical engineering.
Much of his advanced curriculum focuses on signal integrity, so we asked Kris to discuss the trends he’s seeing in signal integrity today, the SI challenges facing PCB designers, and his go-to techniques for controlling or completely eliminating SI problems.
Andy Shaughnessy: Kris, your advanced design classes focus quite a bit on signal integrity. What SI issues are giving your students the most trouble today?
Kris Moyer: We actually cover signal integrity in all the IPC design courses except Introduction to PCB Design 1. Several SI issues come up in the classes fairly often. First is the problem of reflections and the associated overshoot and undershoot caused by impedance discontinuity in the transmission line design. The other issue that comes up quite frequently is how to design the power distribution system, including the selection of the decoupling capacitors to minimize the ground bounce/VCC bounce that happens during the switching events of modern digital systems.
Shaughnessy: Silicon geometries are likely to continue to keep shrinking. What effects do these shrinking features have on the PCB designer’s job?
Moyer: In my Professional Development course at APEX EXPO, I discuss that as silicon geometries of the devices continue to shrink, the rise/fall time of the digital signals will continue to get faster (decrease in time). This, in turn, will cause the frequency content in the square wave to increase. So, instead of the traditional 10–15 harmonics of the fundamental frequency we think of for traditional square waves, with these faster rise/fall times, we are now seeing harmonics of 50, 100, 200, or more of the fundamental frequency being necessary to create the sharp edge of the faster rise/fall times.
To continue reading this interview, which originally appeared in the September 2025 edition of Design007 Magazine, click here.
Share on:
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
ACCM Unveils Negative and Near-zero CTE Materials for Large-Format AI Chips
04/21/2026 | Advanced Chip and Circuit MaterialsAdvanced Chip and Circuit Materials, Inc. (ACCM) has launched two new materials: Celeritas HM50, with a negative coefficient of thermal expansion (CTE) of -8 ppm/°C to offset the positive CTE and expansion of copper with temperature on circuit boards, and Celeritas HM001, with near-zero CTE and the low-loss performance needed for high-speed signal layers to 224 Gb/s and faster in artificial intelligence (AI) circuits.
FlashPCB Names Matthew Belknap Production Manager as Operations Continue to Ramp
04/21/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, has promoted Matthew Belknap to Production Manager, following his recent start with the company earlier this year.
FlashPCB Welcomes Adam Broeckert, EIT as Manufacturing Engineer
04/20/2026 | FlashPCBFlashPCB, a leading provider of quick-turn PCB assembly, is pleased to announce the addition of Adam Broeckert, EIT, as Manufacturing Engineer.
Single Pair Ethernet (SPE): A Valuable Option for Modern Designs
04/20/2026 | Marcy LaRont, I-Connect007When it comes to designing PCBs and full systems for increasingly complex electronics hardware, who doesn’t want to reduce complexity and cost? Single-Pair Ethernet (SPE) has emerged as a solution and is gaining rapid attention across industrial electronics and PCB design because it enables Ethernet communication over a single twisted pair, replacing the traditional two- or four-pair cabling used in standard Ethernet networks. This seemingly simple shift has significant implications for designers: smaller connectors, reduced cable weight, longer reach, and the ability to carry both data and power over a single pair.
DARPA Launches HARQ Program to Integrate Diverse Qubits for Scalable Quantum Computing
04/20/2026 | DARPADARPA has launched the Heterogeneous Architectures for Quantum (HARQ) program, an effort aimed at overcoming one of the most persistent barriers in quantum computing: how to move beyond single-technology systems to achieve and scale practical, high-impact applications.