Keysight, Synopsys Deliver an AI-Powered RF Design Migration Flow
June 6, 2025 | BUSINESS WIREEstimated reading time: 2 minutes
Keysight Technologies, Inc. and Synopsys, Inc. introduced an AI-powered RF design migration flow to expedite migration from TSMC’s N6RF+ process to N4P technology, to address the performance requirements of today’s most demanding wireless integrated circuit applications. Building on TSMC’s Analog Design Migration (ADM) methodology, the new RF design migration workflow integrates RF solutions from Keysight and the AI-powered RF migration solution from Synopsys to streamline the redesign of passive devices and design components to TSMC’s more advanced RF process rules.
RF circuit designers can now use AI technologies for RF design migration with TSMC’s ADM methodology. Beyond the productivity gains offered by ADM, the Keysight and Synopsys migration workflow leverages the performance gain of the N4P process for the LNA design migrated from N6RF+. Key components of the design migration flow include the Synopsys Custom Compiler™ layout environment with Synopsys ASO.ai™ for rapid analog and RF design migration, Synopsys PrimeSim™ circuit simulator, and Keysight RFPro for device parameterization, automated value fitting, and electromagnetic (EM) simulation.
AI enables and aids RF circuit designers in a novel way to rapidly achieve the migration process and redesign to the N4P process, resulting in faster time-to-market. Synopsys Custom Compiler, along with ASO.ai, an AI-driven analog design migration solution, identifies optimal design parameters to meet performance metrics. Keysight RFPro enables parameterization of passive devices, including inductors, and automatically re-creates simulation models with layouts tuned to the new process rules.
Sanjay Bali, Senior Vice President of Strategy and Product Management at Synopsys, said: “Analog design migration is a challenging and time-intensive process requiring significant trial and error. Our deep collaboration with Keysight Technologies and TSMC enables design teams to boost their productivity with an AI-powered RF design migration flow to accelerate the redesign process and deliver RF designs more efficiently, while achieving the best PPA (Power, Performance, and Area) on TSMC’s advanced nodes.”
Niels Faché, Senior Vice President of Keysight’s Design Engineering Software, said: “Meeting PPA requirements while adhering to new process design rules is one of the biggest challenges facing complex RF chip designs. RF circuit designers want to leverage and reuse their libraries of N6RF+ devices and component intellectual property to improve ROI. The deployment of Synopsys ASO.ai for efficient analog design migration and Keysight RFPro for passive device modeling within TSMC’s ADM methodology facilitates accelerated redesign in the advanced TSMC N4P technology for existing components originally built in N6RF+. No time-consuming data handoffs or domain specialization are required, which increases overall engineering productivity for RF circuit designers.”
Lipen Yuan, Senior Director of Advanced Technology Business Development at TSMC said: “We offer a powerful combination of advanced logic and mixed signal/radio frequency (MS/RF) technologies, enabling our customers to design differentiated wireless connectivity products. Through collaboration with our Open Innovation Platform® (OIP) design ecosystem partners such as Keysight and Synopsys, we’re delighted to deliver a highly efficient RF design migration flow. This enables our customers to quickly transition their designs to more advanced processes, maximizing performance and power efficiency benefits while accelerating time-to-market.”
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
New Book Explores How UV Technology Is Transforming Electronics Protection, Efficiency, and Sustainability
05/14/2026 | I-Connect007I-Connect007 proudly announces the recent release of The Printed Circuit Designer’s Guide to…™ UV Curable Conformal Coatings. Authored by respected industry technologists Brian Chislea and Cody Schoener, PhD, of Dow, Inc., this new volume offers a comprehensive exploration of UV-curable conformal coatings and their expanding role in improving the protection, performance, and sustainability of electronic assemblies.
Siemens Expands EDA Software Access Through EuroCDP Project
05/14/2026 | SiemensSiemens has become the first software provider to sign a strategic framework agreement with the European Chips Joint Undertaking (Chips JU) which aims to bolster Europe's semiconductor industry by fostering collaboration between the EU, member states and the private sector, through the European Chips Design Platform (EuroCDP) project.
Rethinking Stackup, Materials, and Tolerances in Modern Designs
05/14/2026 | Kristin Moyer, Global Electronics AssociationThe simple rectangular rigid PCB is becoming increasingly infrequent. This reality necessitates designing with concepts well outside traditional rigid PCB methodologies. For example, the designer of wearable electronics may need to implement conductive fibers integrated into the textile material. Heads-up displays, like those in VR/AR headsets and glasses, require transparent circuitry etched into the display glass. The process of designing without a rule book usually starts with something other than the traditional board design process.
New Courses: Advance Your Electronics Expertise in June and July
05/14/2026 | Global Electronics AssociationStay current with design, manufacturing, and quality standards by enrolling in one of these online instructor-led courses starting in June and July from ElectronicsU at the Global Electronics Association, designed to help professionals at every level sharpen their skills and advance their careers. These live, expert-led sessions combine flexibility with real-time interaction, allowing participants to learn directly from seasoned industry professionals while collaborating with peers worldwide. Access to all applicable IPC standards is included in the courses.
Road to Reliability: Engineering High Uptime EV Charging Infrastructure
05/13/2026 | Stanton Rak, SF Rak CompanyThe transition to EVs is no longer constrained solely by vehicle capability. Instead, it is increasingly defined by a simpler, but more unforgiving question: Will the charger work when I arrive? This high uptime does not happen by accident. As EV technology has matured, limitations in battery range, power electronics, and thermal management are no longer the primary barriers to adoption.