Fresh PCB Concepts: Traceability in PCB Design
The Shaughnessy Report: Back to the Future
Designers Notebook: Addressing Future Challenges for Designers
SIA Welcomes Announcement of New CHIPS for America R&D Facility in Arizona for Semiconductor Prototyping and Advanced Packaging
January 7, 2025 | SIAEstimated reading time: 1 minute
The Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer commending the announcement of a new CHIPS for America research and development (R&D) facility in Arizona for semiconductor prototyping and advanced packaging. The facility’s prototyping research will be operated by the National Semiconductor Technology Center (NSTC), and its advanced packaging research will be operated by the National Advanced Packaging Manufacturing Program (NAPMP).
“Today’s announcement is a welcome step forward for U.S. leadership in semiconductor innovation, marking significant progress in the implementation of the critical R&D programs enacted in the bipartisan CHIPS and Science Act. The new Arizona facility will benefit from – and build upon – the state’s already-strong semiconductor fabrication and advanced packaging ecosystem.
“For America to remain the world’s technology leader, it must continue to lead in semiconductor innovation. Driving forward U.S. research in chip prototyping and advanced packaging is critical to keeping America on top in chip technology. We look forward to continuing to work with leaders in Washington to ensure the CHIPS and Science Act’s R&D initiatives and manufacturing incentives remain on track to deliver big benefits for America’s economic strength, national security, and global competitiveness.”
The NSTC Prototyping and NAPMP Advanced Packaging Piloting Facility will combine state-of-the-art manufacturing and packaging and next-generation technology development to provide NSTC members and NAPMP funded researchers with 300mm research, prototyping, and packaging capabilities. Co-locating the NSTC research and development prototyping and NAPMP packaging capabilities in a single facility will provide the domestic semiconductor ecosystem with unique value to conduct collaborative semiconductor and advanced packaging research.
Share on:
Suggested Items
KYZEN to Showcase MICRONOX MX2123 Power Module Cleaner at IMAPS Device Packaging Conference 2025
02/21/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the International Symposium on Microelectronics (IMAPS) International Conference and Exhibition on Device Packaging scheduled to take place March 3-6 at the Sheraton Grand at Wild Horse Pass in Phoenix, AZ.
Siemens Delivers Certified and Automated Design Flows for TSMC 3DFabric Technologies
02/17/2025 | SiemensSiemens Digital Industries Software announced, as part of its ongoing collaboration with TSMC, the readiness of an automated and certified workflow for TSMC’s InFO packaging technology using Siemens industry-leading advanced packaging integration solutions.
LQDX, Arizona State University Sign Semiconductor Packaging Collaboration Agreement
02/11/2025 | LQDXLQDX Inc., developer of high-performance materials and process IP for advanced semiconductor packaging, today announced that it has signed a formal agreement with Arizona State University (ASU) to further its partnership which began in 2024, focused on advanced IC-substrates, Fan Out Wafer Level Packaging (FOWLP) and glass core metallization, as enabled by its Liquid Metal Ink (LMI®) technology.
3M Joins Consortium to Accelerate Semiconductor Technology in the U.S.
02/04/2025 | PR Newswire3M is expanding its commitment to the semiconductor industry by joining the US-JOINT Consortium, a strategic partnership of 12 leading semiconductor suppliers. The consortium drives research and development in next-generation semiconductor advanced packaging and back-end processing technologies anchored by a new cutting-edge facility in Silicon Valley.
YINCAE Launches UF 120LA
02/04/2025 | YINCAEYINCAE has introduced UF 120LA, a high-purity liquid epoxy underfill engineered for advanced electronics packaging. With exceptional flowability into 20μ gaps, UF 120LA eliminates cleaning processes, reducing costs and environmental impact while ensuring superior performance across applications like BGA, flip chip, WLCSP, and multi-chip modules.