Dan’s Biz Bookshelf: ‘Elevate: Push Beyond Your Limits'
The Marketing Minute: The First Step to More Sales—Marketing
It’s Only Common Sense: Customer Service Is Sales in Disguise
ZESTRON South Asia releases whitepaper – Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield
December 2, 2024 | ZESTRONEstimated reading time: 1 minute
ZESTRON, the global leading provider of high precision cleaning products, services, and training solutions in the electronics manufacturing and semiconductor industries, is pleased to release the whitepaper “Impact of Cleaning Technology on Discrete Packaging - The Difference in Wire Bonding Yield”
Whitepaper Abstract:
Lead frame packages are commonly used in semiconductor package fabrication, where interconnections between the integrated circuits (IC) and the metal leads are typically established through die attach and wire bonding processes. Standard materials like epoxies, adhesives, or solder pastes are most often used in the die attach process. However, it is critical to remove any flux residues left behind after soldering before proceeding with wire bonding and molding to ensure maximum yield in packages that use solder paste for die attachment. One of the most widely used cleaning agents to remove flux residues is isopropyl alcohol (IPA). While IPA is commonly used as a general cleaner in the electronics industry, it is not the most effective solution for flux removal.
Semiconductor package manufacturers produce millions of units daily and therefore, a small improvement in the wire bonding yield can significantly impact production efficiency and the overall product costs.
One such OEM was producing lead frame packages and using IPA (Isopropyl alcohol) in the ultrasonic cleaning process. However, their process resulted in a wire bonding yield of only 98%, measured after the molding and deflashing processes. This indicated significant motivation to improve the cleaning process and the wire bonding yield.
A Design of Experiment (DOE) was developed to assess alternative cleaning agents and process equipment, aiming to optimize the cleaning process and to be evaluated based on the improvement in wire bonding yield. Process qualification was conducted through a pull test according to the MIL-STD-883E method 2011.7. Throughout the DOE process iterations, process improvements were identified through visual inspection, pull and shear testing as well as overall yield measurement from the wire bonding process.
Share on:
Suggested Items
July 2025 PCB007 Magazine: Sales—From Pitch to PO
07/18/2025 |Though all parts of a company are essential for holistic success, it is a foundational truth that a company lives and dies by its sales. If there are no sales, the company eventually ceases to exist, or as Henry Ford says, “Nothing happens until someone sells something.” In the July issue of PCB007 Magazine, we break down the sales stack and provide a guide to up your sales game.
Tightening of LPDDR4X Supply Drives Up Prices; Smartphone Brands to Accelerate Adoption of LPDDR5X
07/17/2025 | TrendForceTrendForce’s latest investigations reveal that major Korean and U.S. memory suppliers are expected to significantly reduce or even cease production of LPDDR4X in 2025 and 2026.
Beyond Design: Refining Design Constraints
07/17/2025 | Barry Olney -- Column: Beyond DesignBefore starting any project, it is crucial to develop a thorough plan that encompasses all essential requirements. This ensures that the final product not only aligns with the design concept but is also manufacturable, reliable, and meets performance expectations. High-speed PCB design requires us to not only push technological boundaries but also consider various factors related to higher frequencies, faster transition times, and increased bandwidths during the design process.
Knocking Down the Bone Pile: Addressing End-of-life Component Solderability Issues, Part 4
07/16/2025 | Nash Bell -- Column: Knocking Down the Bone PileIn 1983, the Department of Defense identified that over 40% of military electronic system failures in the field were electrical, with approximately 50% attributed to poor solder connections. Investigations revealed that plated finishes, typically nickel or tin, were porous and non-intermetallic.
Digital Twin Concept in Copper Electroplating Process Performance
07/11/2025 | Aga Franczak, Robrecht Belis, Elsyca N.V.PCB manufacturing involves transforming a design into a physical board while meeting specific requirements. Understanding these design specifications is crucial, as they directly impact the PCB's fabrication process, performance, and yield rate. One key design specification is copper thieving—the addition of “dummy” pads across the surface that are plated along with the features designed on the outer layers. The purpose of the process is to provide a uniform distribution of copper across the outer layers to make the plating current density and plating in the holes more uniform.