The Marketing Minute: If Your Marketing Budget Gets Cut in Half, Then What?
Punching Out: How Are the Big Boys in Electronics Doing?
It’s Only Common Sense: Complexity Is the Enemy of Profit
Best Technical Paper Awards Showcased at APEX EXPO 2026
March 2, 2026 | Global Electronics AssociationEstimated reading time: 2 minutes
The Global Electronics Association today announced the recipients of the Best Technical Paper Awards from the Advanced Electronic Packaging Conference at APEX EXPO 2026.
“The technical conference is the backbone of APEX EXPO, bringing forward the data, science, and engineering insights that move our industry ahead,” said Matt Kelly, CTO and vice president, standards and technology and APEX EXPO conference general chair, Global Electronics Association. “This year’s award recipients delivered research that advances fundamental understanding, while also providing practical guidance for improving reliability, performance, and manufacturing excellence in electronics.”
Student Best Paper
Connecting Microstructural Damage to Electrical Performance in Lead Free Solder Joints
Author: Dorottya Varga, Robert Bosch GmbH, Budapest
Co-authors: Gabor Belina and Gabor Jokai, Robert Bosch GmbH, Budapest
This paper examines the relationship between microstructural degradation mechanisms and electrical performance in lead-free solder joints, providing critical insight into reliability performance in modern electronic assemblies.
NextGen Best Paper
Rethinking Area Ratio: A Physics-Based Model for Predicting Solder Paste Transfer Efficiency for Thin Stencils
Author: Gayle Towell, AIM Solder, Cranston, R.I., USA
This research challenges traditional stencil design assumptions by introducing a physics-based model to predict solder paste transfer efficiency, offering improved process predictability for ultra-thin stencil applications.
Best of Conference Awards
Evaluation of Microvia Direct Plated Copper in Comparison to Traditional Electroless Plating
Author: Nicole Carpentier, The Aerospace Corporation, El Segundo, Calif., USA
Co-authors: Scott Sitzman, In-Tae Bae, Martin Leung, Emily Tang, Patrick Edwards, Eric Frasco, Gabriel Cobos, Sam Kislevitz, Cale Lewis, Kathy Fajardo-Cha, James Parke, all of
The Aerospace Corporation, El Segundo, Calif., USA
This comprehensive evaluation compares direct plated copper to traditional electroless plating for microvias, delivering performance data relevant to high-reliability and advanced packaging applications.
Use and Misuse of Ionic Contamination Measurements – 5 Years after Revision of IPC-J-STD-001, Chapter 8
Author: Lothar Henneken, Robert Bosch GmbH, Schwieberdingen, Germany
Co-author: Neil Patton, Atotech UK Ltd., West Bromwich, United Kingdom
Five years after the revision of IPC-J-STD-001, Chapter 8, this paper evaluates ionic contamination measurement practices, clarifying proper application and common misconceptions to support improved process control and product reliability.
Preserving Interface Integrity in IC Substrates: A Non-Etch Approach to Wedge and Sidewall Reliability
Author: Thomas Thomas, Ph.D., Taiwan Limited, Taoyuan, Taiwan
Co-authors: Thomas Huelsmann, Valentina Belova-Magri, Ph.D., Fabian Michalik, Ph.D., Martin Thoms, Christian Nothlich, Josef Gaida, Frank Bruening, Ph.D.., Christiane Le Tiec, Ph.D., Stefanie Ackermann, Ph.D., Constanze Donner, Ph.D., Christopher Seidemann, Thomas Fischer, Atotech Deutschland GmbH & Co. KG, Berlin; Andry Liong, Yuan Zou, Atotech China Chemicals Ltd., Guangzhou, China; and Toshio Honda, Atotech Japan K.K., Yokohama, Japan.
This global collaboration introduces a non-etch methodology designed to preserve interface integrity and improve wedge and sidewall reliability in IC substrates used in advanced packaging architectures.
Technical Excellence in Advanced Electronic Packaging
Technical papers presented at the Advanced Electronic Packaging Conference are evaluated based on originality, technical depth, industry relevance, and overall quality. Selected by members of the Technical Program Committee, the awards recognize exceptional research, technical rigor, and meaningful contributions to electronics manufacturing and advanced packaging. The Conference serves as the premier forum for engineers, researchers, and subject-matter experts to share data-driven insights that shape the future of component- to system-level integration in electronics manufacturing.
For more information about APEX EXPO and the Advanced Electronic Packaging Conference 2026, visit www.electronics.org.
Share on:
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
What Heterogeneous Integration Means for EMS Providers
05/14/2026 | Nolan Johnson, I-Connect007Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.
System Architecture Beyond the Die With Advanced Packaging as the Scaling Factor
05/14/2026 | Chetan Arvind Patil, Marvell TechnologyIn conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.
Intel Foundry Push Gains Momentum With Apple as Potential Customer
05/13/2026 | I-Connect007 Editorial TeamApple’s reported decision to tap Intel as a manufacturing partner for future chips could mark one of the most significant shifts in the semiconductor supply chain in years, with implications that extend well beyond consumer electronics.
I-Connect007 Announces Upcoming Issue of Advanced Electronics Packaging Digest
05/13/2026 | I-Connect007The next issue of Advanced Electronics Packaging Digest examines the materials, architectures, and integration strategies shaping the next phase of electronics innovation, from reinforcement materials under thermal and frequency pressure to heterogeneous integration and advanced packaging as a system-level scaling factor.
I-Connect007 Releases The Printed Circuit Designer’s Guide to… Direct Metallization: A Guide to Complex PCB Fabrication
05/15/2026 | I-Connect007As PCB complexity continues to accelerate, fabricators and OEMs are reevaluating long-standing manufacturing processes to meet the demands of AI, HDI, advanced packaging, and next-generation electronics. To address these evolving challenges, I-Connect007 is proud to announce the release of The Printed Circuit Designer’s Guide to… Direct Metallization: A Guide to Complex PCB Fabrication, authored by MacDermid Alpha Solution’s Carmichael Gugliotti.