Dan's Biz Bookshelf: 'Revenge of the Tipping Point'
Marcy's Musings: Engineering Economics
Punching Out: Should You Sell Your Company to a Private Equity Firm?
Reliability Comparisons of FPBGA Assemblies Under Hot/Cold Biased Thermal Cycle
August 6, 2024 | Thomas Sanders, Seth Gordon, Reza Ghaffarian, Jet Propulsion LaboratoryEstimated reading time: 1 minute
Current trends in microelectronic packaging technologies continue in the direction of smaller, lighter, and higher density packages. The telecommunications industry and particularly mobile/portable devices have a strong need for lighter and smaller products. The current emerging advanced packaging (AP) technologies, including system-in-package (SiP) and 2.5D/3D stacked packaging, added another level of complexity and challenges for implementation. The AP covers a set of innovative technologies that package integrated circuits (ICs) to increase functionality, improve performance, and provide added value1. In contrast, traditional packaging methods cover different I/O density and I/O pitch depending on the targeted application’s requirements, performance, and cost. The AP with heterogeneous integration added additional thermal challenges compared to a single die package2.
For single-die packaging technologies, the density requirement led to a progression in ball-grid-array (BGA) packaging technologies implemented in early 2000. With increased I/O density and decreased package size, the new generation of fine pitch BGA (FPBGA) packages, such as chip scale packages (CSPs) are introduced. A variety of studies have been conducted examining the reliability of printed circuit board assemblies (PCBAs) using BGAs and FPBGAs3-6. Recently, a guideline on BGA and die size BGA (DSBGA) was released for high-reliability applications with consideration of various environmental requirements for a number of NASA mission applications7. There are significant thermal cycle (TC) test data in the range of -55℃ and 125℃, or lower TC ranges, for commercial and even high-reliability applications, which is covered by IPC 97018.
However, thermal cycle test results under extreme cold and cryogenic conditions, representative of deep-space mission applications, is rare. Tudryn et al.9, presented detailed thermal cycle evaluation for Martian environment including die attachment with wire bonds. Recently, Ghaffarian10 and Ghaffarian et al11 compared the low temperature thermal cycles, including -110°C to 20°C for SnPb solder assemblies. The test results covered surface mount technology (SMT) packages including column grid array (CGA) to hand-soldered plated through-hole (PTH) ceramic pin grid array (PGA) assemblies.
To read the entire article, which originally published in the August 2024 issue of the SMT007 Magazine, click here.
Share on:
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
11/22/2024 | Andy Shaughnessy, I-Connect007In this week’s roundup, I’m highlighting a variety of articles. We have an interview with Jess Hollenbaugh, a recent graduate working for Polar Instruments. We also have an interview with IPC’s Matt Kelly and Devan Iyer, whose white paper may provide a way forward for companies dealing with complex advanced packages. Our newest columnist Tom Yang describes the U.S. PCB industry from the point of view of a technologist from another country, and Dan Beaulieu has a review of Malcolm Gladwell’s follow-up to The Tipping Point. Finally, we have my review of PCB Carolina, a one-day tabletop show that keeps expanding, much like my waistline after eating their catered food. Enjoy!
CHIPS for America Announces Up to $300M in Funding to Boost U.S. Semiconductor Packaging
11/21/2024 | U.S. Chamber of CommerceThe Biden-Harris Administration announced that the U.S. Department of Commerce (DOC) is entering negotiations to invest up to $300 million in advanced packaging research projects in Georgia, California, and Arizona to accelerate the development of cutting-edge technologies essential to the semiconductor industry.
Advanced Packaging: Preparation is Now
11/20/2024 | Nolan Johnson, SMT007 MagazineA new IPC white paper, “Advanced Packaging to Board Level Integration—Needs and Challenges,” authored by Devan Iyer, chief strategist of advanced packaging, and Matt Kelly, chief technology officer, shares expertise on and advocacy for advanced packaging. In this conversation, they share details from the paper about the complexities of advanced packaging technology and provide additional insight into how next-generation packaging will change how printed circuit boards will be designed, fabricated, and assembled, including final system assembly implications.
Coastal RF Systems Joins StratEdge’s Network as Manufacturer’s Representative for Southern California
10/31/2024 | StratEdgeStratEdge Corporation, a leader in high-performance semiconductor packaging solutions, has appointed Coastal RF Systems as its exclusive Manufacturer's Representative for Southern California.
SEMICON Japan 2024 to Expand Scope with Spotlight on Advanced Design Innovation
10/23/2024 | SEMISEMICON Japan 2024, the largest gathering of leaders from the microelectronics manufacturing supply chain in Japan, will assemble more than 1,000 exhibitors showcasing semiconductor solutions for smart technologies from Dec. 11-13 at Tokyo Big Sight.