The Marketing Minute: If Your Marketing Budget Gets Cut in Half, Then What?
Punching Out: How Are the Big Boys in Electronics Doing?
It’s Only Common Sense: Complexity Is the Enemy of Profit
SEMI ESD Alliance 2026 Outlook: Agentic AI to Transform Chip Design and Verification
May 1, 2026 | SEMIEstimated reading time: 1 minute
The Electronic System Design Alliance (ESD Alliance), a SEMI Technology Community, announced its annual Executive Outlook event for semiconductor EDA, agentic AI and IP company executives. This year’s panel will be held on Wednesday, June 10, at Cadence Design Systems’ headquarters in San Jose, Calif. beginning at 5:30 p.m. with networking and dinner, followed by a panel discussion at 6:30 p.m. Registration is open.
The theme “How Will Agentic AI Change Chip Design and Verification?” will guide featured EDA and emerging agentic AI company executives and entrepreneurs as they discuss changes within chip design and verification as agentic AI tools become more mainstream. Moderated by Ed Sperling, Semiconductor Engineering’s Editor in Chief, panelists will distill the excitement surrounding the innovation in chip design and verification, collaboration between traditional EDA and agentic AI startups and broader implications for technological advancements.
Panelists:
- Dave Kelf, CEO of Breker Verification Systems
- Cindy Cui, VP of Global Customer Success at ChipAgents
- Shelly Henry, CEO of Moores LabAI
- Ann Wu, CEO at Silimate
- Vince Wong, Head of AI Development at Verific Design Automation
Location:
Cadence Design Systems
2655 Seely Avenue
San Jose, CA 95134
Tickets for the event are free for SEMI/ESDA members and $40 per person for non-members.
Share on:
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
New Book Explores How UV Technology Is Transforming Electronics Protection, Efficiency, and Sustainability
05/14/2026 | I-Connect007I-Connect007 proudly announces the recent release of The Printed Circuit Designer’s Guide to…™ UV Curable Conformal Coatings. Authored by respected industry technologists Brian Chislea and Cody Schoener, PhD, of Dow, Inc., this new volume offers a comprehensive exploration of UV-curable conformal coatings and their expanding role in improving the protection, performance, and sustainability of electronic assemblies.
Siemens Expands EDA Software Access Through EuroCDP Project
05/14/2026 | SiemensSiemens has become the first software provider to sign a strategic framework agreement with the European Chips Joint Undertaking (Chips JU) which aims to bolster Europe's semiconductor industry by fostering collaboration between the EU, member states and the private sector, through the European Chips Design Platform (EuroCDP) project.
Rethinking Stackup, Materials, and Tolerances in Modern Designs
05/14/2026 | Kristin Moyer, Global Electronics AssociationThe simple rectangular rigid PCB is becoming increasingly infrequent. This reality necessitates designing with concepts well outside traditional rigid PCB methodologies. For example, the designer of wearable electronics may need to implement conductive fibers integrated into the textile material. Heads-up displays, like those in VR/AR headsets and glasses, require transparent circuitry etched into the display glass. The process of designing without a rule book usually starts with something other than the traditional board design process.
New Courses: Advance Your Electronics Expertise in June and July
05/14/2026 | Global Electronics AssociationStay current with design, manufacturing, and quality standards by enrolling in one of these online instructor-led courses starting in June and July from ElectronicsU at the Global Electronics Association, designed to help professionals at every level sharpen their skills and advance their careers. These live, expert-led sessions combine flexibility with real-time interaction, allowing participants to learn directly from seasoned industry professionals while collaborating with peers worldwide. Access to all applicable IPC standards is included in the courses.
Road to Reliability: Engineering High Uptime EV Charging Infrastructure
05/13/2026 | Stanton Rak, SF Rak CompanyThe transition to EVs is no longer constrained solely by vehicle capability. Instead, it is increasingly defined by a simpler, but more unforgiving question: Will the charger work when I arrive? This high uptime does not happen by accident. As EV technology has matured, limitations in battery range, power electronics, and thermal management are no longer the primary barriers to adoption.