ACM Research Receives Multiple Advanced Packaging Equipment Orders from Leading Global Customers
March 3, 2026 | Globe NewswireEstimated reading time: 2 minutes
ACM Research, Inc., a leading supplier of wafer and panel processing solutions for semiconductor and advanced packaging applications, today announced it has received multiple advanced packaging equipment orders from leading global semiconductor and technology customers.
This includes orders for:
- Multiple wafer-level advanced packaging systems from a leading global OSAT customer based in Singapore, with deliveries scheduled for the first quarter of 2026;
- A panel-level advanced packaging vacuum cleaning tool from a leading global semiconductor packaging manufacturer based outside mainland China, also scheduled for delivery in the first quarter of 2026; and
- Multiple wafer-level advanced packaging systems from a leading North America-based technology customer, with deliveries scheduled for later this year.
These recent customer wins represent a meaningful step forward in ACM’s continued expansion of its advanced packaging platform and global customer base, reflecting growing industry recognition of ACM’s differentiated technology portfolio across both wafer-level and panel-level applications.
“These global orders reinforce our leadership in wafer-level advanced packaging equipment while demonstrating the extension of our differentiated technologies into panel-level applications,” said Dr. David Wang, President and Chief Executive Officer of ACM. “We remain committed to continued innovation to meet customers’ increasingly demanding process and yield requirements, supported by a comprehensive product portfolio and global service infrastructure.”
As semiconductor device complexity continues to increase, the industry is accelerating investment in scalable, high-performance manufacturing solutions to support artificial intelligence (AI), high-performance computing (HPC), and data center applications. Panel-level packaging is gaining strategic traction in these segments due to its scalability and cost efficiency.
ACM’s wafer-level advanced packaging system orders include coating, developing, wet etching, stripping, cleaning and electroplating solutions for use in advanced packaging workflows, demonstrating continued international adoption of ACM’s process technologies across critical manufacturing steps.
The panel-level order is for ACM’s patent-pending Ultra C vac-p panel-level vacuum cleaning system, designed to address the stringent process requirements of advanced fan-out panel-level packaging (FOPLP) and fine-pitch interconnects. Leveraging vacuum-enhanced chemistry delivery, the system improves residue removal efficiency and process uniformity to support yield and reliability in complex 2.5D and 3D integration environments. The platform supports multiple panel formats, including 310 × 310 mm, 510 × 515 mm and 600 × 600 mm, enabling scalable manufacturing for next-generation device architectures.
Subscribe
Stay ahead of the technologies shaping the future of electronics with our latest newsletter, Advanced Electronics Packaging Digest. Get expert insights on advanced packaging, materials, and system-level innovation, delivered straight to your inbox.
Subscribe now to stay informed, competitive, and connected.
Suggested Items
MacDermid Alpha to Address Silver Price Volatility Solutions at ECTC 2026
05/15/2026 | MacDermid AlphaAs volatile silver prices continue to place pressure on semiconductor packaging costs and supply chain predictability, MacDermid Alpha Electronics Solutions will highlight material strategies that help manufacturers reduce dependence on silver without sacrificing reliability, thermal performance, or manufacturing efficiency.
What Heterogeneous Integration Means for EMS Providers
05/14/2026 | Nolan Johnson, I-Connect007Dr. Ravi Mahajan, an Intel Fellow and Director of Intel’s Technology and Pathfinding group, delivered a keynote at the APEX EXPO 2026 technical conference on using heterogeneous integration (HI) as a strategy and on how advanced packaging technology serves as the technical apex for implementing that strategy. Mahajan’s previous papers and industry presentations on such topics as interconnect density, signal integrity, power delivery, thermal path, and assembly yield as system-level constraints confirm him as an expert on package optimization.
System Architecture Beyond the Die With Advanced Packaging as the Scaling Factor
05/14/2026 | Chetan Arvind Patil, Marvell TechnologyIn conventional monolithic semiconductor design, system integration was achieved within a single die and constrained by reticle limits. Compute cores, cache, memory controllers, and input output (I/O) interfaces were all co-optimized on a single process node, with performance closely tied to transistor density and on-die interconnect efficiency. This monolithic system-on-chip (SoC) approach enabled low-latency communication and relatively straightforward power delivery. However, as design for compute-intensive SoCs approaches reticle limits and advanced-node costs increase, the ability to continue scaling within a single die begins to diminish.
I-Connect007 Announces Upcoming Issue of Advanced Electronics Packaging Digest
05/13/2026 | I-Connect007The next issue of Advanced Electronics Packaging Digest examines the materials, architectures, and integration strategies shaping the next phase of electronics innovation, from reinforcement materials under thermal and frequency pressure to heterogeneous integration and advanced packaging as a system-level scaling factor.
ASE, WUS Announce Strategic Collaboration to Build Advanced AI Packaging Hub in Kaohsiung
05/08/2026 | ASE GroupAdvanced Semiconductor Engineering, Inc. (ASE) and WUS Printed Circuit Co., Ltd. (WUS) announced today a strategic collaboration for the construction of a state-of-the-art manufacturing facility in the Nanzih Technology Industrial Park, Kaohsiung.