The Marketing Minute: Staying Positive When the Market Isn’t
Marcy’s Musings: Continuing to Invent the Future With SEL
It’s Only Common Sense: Why Failure Is an Opportunity for Growth
Cadence Announces 8533Mbps LPDDR5X IP Solution for Next-Gen AI, Automotive and Mobile Applications
December 23, 2022 | Cadence Design Systems, Inc.Estimated reading time: 1 minute
Cadence Design Systems, Inc. announced the first LPDDR5X memory interface IP design optimized to operate at 8533Mbps—up to 33% faster than the previous generation of LPDDR IP. Available now for customer engagements, the Cadence® LPDDR5X IP boasts a new high-performance, scalable and adaptable architecture based on Cadence’s proven and highly successful LPDDR5 and GDDR6 product lines. The new Cadence LPDDR5X memory IP solution consists of a silicon-proven PHY and high-performance controller designed to connect to LPDDR5X DRAM devices that follow the JEDEC JESD209-5B standard. The controller/PHY interface is based on the latest DFI 5.1 specification, and a variety of on-chip buses are supported.
LPDDR5X memory opens up a wide variety of high-bandwidth applications beyond the mobile market traditionally served by LPDDR memory, including advanced driver assistance systems (ADAS), autonomous driving, lower-end edge AI and networking. Cadence LPDDR5X IP is designed to enable the industry’s next-generation SoC designs for these and other applications with flexible floorplan design options, while the new architecture allows fine-tuning of power and performance based on individual application requirements.
Cadence design IP supports the fastest data rate defined by the JEDEC standard (JESD209-5B). Cadence’s LPDDR5X Controller and PHY have been verified with Cadence’s Verification IP (VIP) for LPDDR5X to provide rapid IP and SoC verification closure. Cadence VIP for LPDDR5X includes a complete solution from IP to system-level verification with DFI VIP, LPDDR5X memory model and System Performance Analyzer.
“LPDDR5X’s peak speeds will raise the bar for device experiences and performance at the edge, from automotive to consumer IoT to networking devices,” said Michael Basca, vice president of products and systems in Micron’s Embedded Business Unit. “Our collaboration with Cadence will accelerate ecosystem adoption of LPDDR5X by enabling the next wave of chipsets to work seamlessly with this low-power, high-performance memory.”
“Cadence LPDDR5X IP operating at 8533Mbps in silicon showcases Cadence’s next-generation architecture for complete memory system IP solutions,” noted Sanjive Agarwala, corporate vice president and general manager of the IP Group at Cadence. “This new leading-edge memory IP solution solidifies our memory interface IP leadership by enabling the industry’s future AI, automotive and mobile SoC designs today.”
The LPDDR5X IP supports Cadence’s Intelligent System Design™ strategy, which enables SoC design excellence with high-performance, design-optimized, best-in-class technology.
Share on:
Testimonial
"We’re proud to call I-Connect007 a trusted partner. Their innovative approach and industry insight made our podcast collaboration a success by connecting us with the right audience and delivering real results."
Julia McCaffrey - NCAB GroupSuggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
08/22/2025 | Andy Shaughnessy, I-Connect007In this week’s roundup, we have a variety of articles covering design, manufacturing, sustainability, and, of course, tariff negotiations. We have a milestone anniversary to celebrate as well, with Dan Beaulieu about to publish his 1,000th column. When does Dan even sleep? Here’s to hoping that we have 1,000 more weeks of "It’s Only Common Sense."
New Episode Drop: MKS’ ESI’s Role in Optimize the Interconnect
08/21/2025 | I-Connect007In this latest episode, Casey Kruger, director of product marketing at MKS’ ESI, joins On the Line With… host Nolan Johnson to share how CO₂ laser technology delivers faster, more accurate vias in a smaller, more energy-efficient footprint.
PEDC Call for Abstracts Deadline Extended to Aug. 31
08/20/2025 | I-Connect007 Editorial TeamThe second Pan-European Electronics Design Conference (PEDC) will take place Jan. 21-22, 2026, in Prague, Czech Republic. The call for abstracts deadline has been extended to Aug. 31. Organized jointly by the German Electronics Design and Manufacturing Association (FED) and the Global Electronics Association (formerly IPC), PEDC serves as a European platform for knowledge exchange, networking, and innovation in electronics design and development.
How Good Design Enables Sustainable PCBs
08/21/2025 | Gerry Partida, Summit InterconnectSustainability has become a key focus for PCB companies seeking to reduce waste, conserve energy, and optimize resources. While many discussions on sustainability center around materials or energy-efficient processes, PCB design is an often overlooked factor that lies at the heart of manufacturing. Good design practices, especially those based on established IPC standards, play a central role in enabling sustainable PCB production. By ensuring designs are manufacturable and reliable, engineers can significantly reduce the environmental impact of their products.
Meet the Round 1 Winners of the Bright Manufacturing Student Challenge 2025
08/20/2025 | Tara Dunn, SMTAThe Bright Manufacturing Student Challenge is an opportunity for student teams to design and develop innovative solutions for real-world electronics manufacturing problems. The eight-week competition, sponsored by the Electronics Manufacturing & Assembly Collaborative (EMAC) through electronicsworkforce.com, allows students to showcase their technical skills, creativity, and problem-solving abilities.