Keysight, Synopsys Deliver an AI-Powered RF Design Migration Flow
June 6, 2025 | BUSINESS WIREEstimated reading time: 2 minutes
Keysight Technologies, Inc. and Synopsys, Inc. introduced an AI-powered RF design migration flow to expedite migration from TSMC’s N6RF+ process to N4P technology, to address the performance requirements of today’s most demanding wireless integrated circuit applications. Building on TSMC’s Analog Design Migration (ADM) methodology, the new RF design migration workflow integrates RF solutions from Keysight and the AI-powered RF migration solution from Synopsys to streamline the redesign of passive devices and design components to TSMC’s more advanced RF process rules.
RF circuit designers can now use AI technologies for RF design migration with TSMC’s ADM methodology. Beyond the productivity gains offered by ADM, the Keysight and Synopsys migration workflow leverages the performance gain of the N4P process for the LNA design migrated from N6RF+. Key components of the design migration flow include the Synopsys Custom Compiler™ layout environment with Synopsys ASO.ai™ for rapid analog and RF design migration, Synopsys PrimeSim™ circuit simulator, and Keysight RFPro for device parameterization, automated value fitting, and electromagnetic (EM) simulation.
AI enables and aids RF circuit designers in a novel way to rapidly achieve the migration process and redesign to the N4P process, resulting in faster time-to-market. Synopsys Custom Compiler, along with ASO.ai, an AI-driven analog design migration solution, identifies optimal design parameters to meet performance metrics. Keysight RFPro enables parameterization of passive devices, including inductors, and automatically re-creates simulation models with layouts tuned to the new process rules.
Sanjay Bali, Senior Vice President of Strategy and Product Management at Synopsys, said: “Analog design migration is a challenging and time-intensive process requiring significant trial and error. Our deep collaboration with Keysight Technologies and TSMC enables design teams to boost their productivity with an AI-powered RF design migration flow to accelerate the redesign process and deliver RF designs more efficiently, while achieving the best PPA (Power, Performance, and Area) on TSMC’s advanced nodes.”
Niels Faché, Senior Vice President of Keysight’s Design Engineering Software, said: “Meeting PPA requirements while adhering to new process design rules is one of the biggest challenges facing complex RF chip designs. RF circuit designers want to leverage and reuse their libraries of N6RF+ devices and component intellectual property to improve ROI. The deployment of Synopsys ASO.ai for efficient analog design migration and Keysight RFPro for passive device modeling within TSMC’s ADM methodology facilitates accelerated redesign in the advanced TSMC N4P technology for existing components originally built in N6RF+. No time-consuming data handoffs or domain specialization are required, which increases overall engineering productivity for RF circuit designers.”
Lipen Yuan, Senior Director of Advanced Technology Business Development at TSMC said: “We offer a powerful combination of advanced logic and mixed signal/radio frequency (MS/RF) technologies, enabling our customers to design differentiated wireless connectivity products. Through collaboration with our Open Innovation Platform® (OIP) design ecosystem partners such as Keysight and Synopsys, we’re delighted to deliver a highly efficient RF design migration flow. This enables our customers to quickly transition their designs to more advanced processes, maximizing performance and power efficiency benefits while accelerating time-to-market.”
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
Synopsys, GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
09/05/2025 | GlobalFoundriesSynopsys, Inc. and GlobalFoundries (GF) announced a new collaboration to launch an educational ‘chip design to tapeout’ program for universities worldwide.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
09/05/2025 | Andy Shaughnessy, I-Connect007It’s almost fall here in Atlanta, and that means that the temperature is finally dropping. And it quit raining! It’s been raining since March, and I’m so over it, as the social influencers say. Last night we grilled out on the deck, and it wasn’t hot, and we didn’t get rained on. Life is good. It was a busy week in the industry. In this installment of my must-reads, we say goodbye to Walt Custer, the man who made PCB data points interesting for the rest of us.
American Standard to Participate in European Microwave Week 2025
09/05/2025 | American Standard CircuitsAnaya Vardya, President, and CEO of American Standard Sunstone Circuits has announced that his company will once again be taking part in European Microwave Week, Europe’s premier RF, microwave, radar and wireless event, to be held from September 21-26, 2025 at Jaarbeurs in Utrecht, The Netherlands.
Kris Moyer Discusses His Emerging Design Technologies Class
09/04/2025 | Marcy LaRont, I-Connect007Kris Moyer, a design instructor for the Global Electronics Association, will be teaching his advanced PCB design class this fall. If you’re ready to level up your design education, you won’t want to miss this interview. The PCB Design for Emerging Design Technologies course is designed to provide the skills necessary to create PCB/PBA designs that require cutting-edge emerging design technologies and comply with all necessary IPC standards, including new standards being developed in this area.
Synopsys Announces Expanding AI Capabilities for its Leading EDA Solutions
09/04/2025 | SynopsysSynopsys announced expanding Synopsys.ai™ Copilot generative AI (GenAI) capabilities for its industry-leading semiconductor design solutions, enabling semiconductor engineering teams to accelerate development timelines, support significantly more complex designs, and increase engineering velocity amidst a workforce shortage.