Ansys Semiconductor Solutions Certified by TSMC for Reliable, Accurate Analysis of Evolving Chip Designs
April 3, 2025 | PRNewswireEstimated reading time: 1 minute
Ansys announced that PathFinder-SC is certified as a new ESD analysis solution for customers designing with TSMC's N2 silicon process technology. PathFinder-SC delivers a novel verification solution that provides superior capacity and performance, easily accommodating large designs in the cloud. This solution presents new opportunities to perform robust ESD analysis for P2P and CD — both earlier in the design process and at end stage ESD validation — for large, complex designs including System-on-Chip and multi-die integrated circuits. This ensures chips are protected from electrical overstress, delivering safe and reliable semiconductor products for applications including AI, high-performance computing (HPC), 5G mobile communications, automotive, memory, and graphic processors (GPUs).
To promote the cloud as a high-capacity, high-speed option for mutual customers, Ansys and TSMC collaborated to complete certification for SeaScape that includes RedHawk-SC, PathFinder-SC, and RedHawk-SC Electrothermal 3D-IC multiphysics analysis platform. Ansys Totem solution for transistor-level and mixed-signal design is also certified, delivering customers the same verification reliability and accuracy when running projects in a distributed cloud environment.
"As the scale and size of chips continues to increase, we need to consider new approaches and new technologies that ensure our customers have access to optimal design solutions that maximize the performance and power efficiency of our cutting-edge process technologies," said Lipen Yuan, senior director of advanced technology business development at TSMC. "Our collaboration with Open Innovation Platform® (OIP) partners like Ansys delivers a proven, reliable verification solution for customers advancing the forefront of semiconductor design."
"The Ansys multiphysics platform continues to prove itself a strong technical solution for a range of physics, from power integrity to high-speed electromagnetics," said John Lee, vice president and general manager of the semiconductor, electronics, and optics business unit at Ansys. "Our collaboration with TSMC extends multiphysics analysis for joint customers that are designing some of the most complex chips in the world and looking to take advantage of the cloud to accelerate their productivity."
Suggested Items
Qualcomm Expands Generative AI Capabilities With Acquisition of VinAI Division
04/03/2025 | Qualcomm Technologies, Inc.Qualcomm announced the acquisition of MovianAI Artificial Intelligence (AI) Application and Research JSC (MovianAI), the former generative AI division of VinAI Application and Research JSC (VinAI) and a part of the Vingroup ecosystem.
CEE PCB Appoints Fred Hickman as Vice President of Sales, North America
04/03/2025 | CEE PCBTom Yang, CEO of CEE PCB, is pleased to announce the appointment of Fred E. Hickman III as Vice President of Sales for North America.
KYZEN Focuses on Concentration Monitoring and Stencil Cleaning at SMTA Arizona
04/02/2025 | KYZEN'KYZEN, the global leader in innovative environmentally responsible cleaning chemistries, will exhibit at the SMTA Arizona Expo and Tech Forum scheduled to take place Wednesday, April 16 at the DoubleTree by Hilton in Mesa, AZ.
Qualcomm Expands Generative AI Capabilities With Acquisition of VinAI Division
04/02/2025 | Qualcomm Technologies, Inc.Qualcomm announced the acquisition of MovianAI Artificial Intelligence (AI) Application and Research JSC (MovianAI), the former generative AI division of VinAI Application and Research JSC (VinAI) and a part of the Vingroup ecosystem.
Teradyne Announces Production System for Double-Sided Wafer Probe Test for Silicon Photonics
04/02/2025 | TeradyneTeradyne, a leading provider of automated test equipment, has partnered with ficonTEC, a global leader in production solutions for photonics assembly and test, to announce the availability of the first high-volume, double-sided wafer probe test cell for silicon photonics.