Flexible Thinking: The Key to a Successful Flex Circuit Design Transfer
Happy’s Tech Talk #29: Bend-to-Install Semi-flex FR-4
SMTA Announces Wafer-Level Packaging Symposium Program
January 8, 2025 | SMTAEstimated reading time: 1 minute
The SMTA is excited to announce the technical program for the 2025 Wafer-Level Packaging Symposium. The symposium will be held February 18-20, 2025 at The Hyatt Regency San Francisco Airport in San Francisco, California.
The technical program features a special keynote presentation. On Wednesday, February 19, 2025, Eric Breckenfeld, Nvidia, and Erik Hadland, Semiconductor Industry Association, will co-present, “The CHIPS and Science Act: Past, Present and Future of U.S. Microelectronics R&D.”
Technical sessions include over 20 expert speakers who delve into wafer-level packaging advances, assembly/integration process, novel interconnect & packaging process and materials, substrate/integration platform, test & metrology, fan-out wafer-level packaging, and more. The program features presentations from leading companies including adeia, Nvidia, NHanced Semiconductors, Semiconductor Industry Association, and universities such as Hanyang University, Yokohama National University, and more.
The symposium kicks off with two professional development courses on Tuesday, February 18, 2025. The first course, “Materials for Semiconductor Packaging,” will be instructed by Terry Alford, Arizona State University. Gamal Refai Ahmed, Ph.D., AMD, will instruct the second course, “Current & Future Challenges and Solutions in AI & HPC System & Thermal Management.” Access to these courses is included in standard registration.
Registration for this event is open. Click here to register. Discounted rates are available by registering on or before January 27, 2025. All presentations, professional development courses and events open to attendees are included in registration.
Share on:
Suggested Items
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
04/18/2025 | Andy Shaughnessy, Design007 MagazineIt’s been a busy week in our industry. Never a dull moment! If you’ve been paying attention to our tariff tumult with China and its effect on the stock market, especially if your company does a lot of business with China, you might be tempted to call in a Xanax refill about now. But hang tight. This is still early in the first quarter. This brouhaha serves to underscore our need to manufacture critical laminates and components in the U.S. In this week’s must-reads, we have a potpourri of articles covering tariffs, the next generation of HDI, the three-year anniversary of IPC Mexico, a novel green technology, and emerging design trends.
Real Time with... IPC APEX EXPO 2025: Aster–Enhancing Design for Effective Testing Strategies
04/18/2025 | Real Time with...IPC APEX EXPOWill Webb, technical director at Aster, stresses the importance of testability in design, emphasizing early engagement to identify testing issues. This discussion covers the integration of testing with Industry 4.0, the need for good test coverage, and adherence to industry standards. Innovations like boundary scan testing and new tools for cluster testing are introduced, highlighting advancements in optimizing testing workflows and collaboration with other tools.
IPC President’s Award: Xaver Feiner
04/17/2025 | Nolan Johnson, SMT007 MagazineThroughout his career, Xaver Feiner, vice president of marketing and sales at Zollner Elektronik, has developed extensive expertise in account management and new business development with a strong focus on the semiconductor industry, aerospace, and industrial electronics. Xaver has cultivated a profound understanding of global markets and remains deeply engaged with the challenges and opportunities presented by digital transformation. Since 2020, he has been an active member of the IPC Europe Advocacy Group, where he is dedicated to advancing the position of the electronics industry and the EMS sector across Europe.
New High Power 3D AXI for Power Electronics from Test Research, Inc.
04/17/2025 | TRITest Research, Inc. (TRI), a leading provider of Test and Inspection solutions for the electronics manufacturing industry, proudly announces the launch of the 3D AXI TR7600HP system. Designed for power semiconductor inspection, the TR7600HP enhances accuracy and efficiency in detecting defects in components such as IGBTs, MOSFETs, SiC inverters, and Paladin Connectors.
IPC APEX EXPO 2025 Learning Lounge: Education on the Show Floor
04/16/2025 | Andy Shaughnessy, Design007The conference portion of IPC APEX EXPO has been providing educational opportunities for attendees since the first show. But recently, show managers decided to expand education onto the show floor.