It’s Only Common Sense: Why Building a Strong Personal Brand Is Critical
Dan’s Biz Bookshelf: The Ten Faces of Innovation
American Made Advocacy: Long-time Challenges Confront a New Administration
Effects of Advanced Packaging and Stackup Design
December 26, 2024 | I-Connect007 Editorial TeamEstimated reading time: 1 minute
Kris Moyer teaches several PCB design classes for IPC and Sacramento State, including advanced PCB design. His advanced design classes take on some really interesting topics, including the impact of a designer’s choice of advanced packaging upon the design of the layer stackup.
Kris shares his thoughts on the relationship between packaging and stackup, what PCB designers need to know, and why he believes, “The rules we used to live by are no longer valid.”
Kris, tell us how advanced packaging can impact stackup design. What challenges do designers need to be aware of?
Kris Moyer: With advanced packaging you usually need to use HDI or UHDI technology. This usually means sequential lamination. With sequential lamination you need to select materials that can survive multiple lamination thermal cycles.
When we were discussing advanced packaging and stackup design recently, you said, “The rules we used to live by are no longer valid.” Expand on that a little bit.
As I mentioned, your selection of materials is now further restricted by the need for materials that survive multiple lamination cycles. Additionally, since we are adding layers one at a time and need plating on all layers, not just the outer layers, the copper design is now more difficult. Also, since we are adding layers one at a time, we can now have some select instances of unbalanced Z-axis and still meet bow and twist. Furthermore, many of the ultra-thin dielectric layers used in HDI/UHDI are just resin-coated copper without any reinforcement, so CTE/FA can be more of an issue.
To read this entire conversation, which appeared in the December 2024 issue of Design007 Magazine, click here.
Share on:
Suggested Items
Cadence Joins Intel Foundry Accelerator Design Services Alliance
03/17/2025 | Cadence Design SystemsCadence is expanding its collaboration with Intel Foundry by officially joining the Intel Foundry Accelerator Design Services Alliance! This collaboration amplifies both companies' efforts to drive innovation, support advanced chip design, and solidify Intel Foundry as a leader in cutting-edge semiconductor solutions.
Quest Global Acquires Alpha-Numero Technology Solutions
03/14/2025 | Quest GlobalQuest Global is pleased to announce the acquisition of Alpha-Numero Technology Solutions. Alpha-Numero is a US-based VLSI design company with expertise in FPGA.
Würth Elektronik Now an Infineon ‘Preferred Partner’
03/13/2025 | Wurth Elektronik eiSosWürth Elektronik, one of the leading manufacturers of electronic and electromechanical components, is broadening its collaboration with semiconductor manufacturers.
Elementary Mr. Watson: Ensuring a Smooth Handoff From PCB Design to Fabrication
03/13/2025 | John Watson -- Column: Elementary, Mr. WatsonAt the 2020 Tokyo Summer Olympics, the U.S. men's 4x100-meter relay team had high hopes of winning a medal. The team comprised some of the fastest sprinters in the world, but something went wrong. In a relay, four runners must smoothly pass their baton to the next runner inside a zone on the track. If a runner drops the baton or it’s passed outside the zone, the team risks disqualification. The U.S. team’s pass between the second and third runner was messy, slowing them down. By the time the last runner received the baton, the team had lost too much time. They finished sixth in their heat and didn’t qualify for the final.
Ventec International Group Announce Launch of VT-47LT IPC4101 /126 Prepreg for HDI
03/12/2025 | Ventec International GroupVentec International Group announce launch of VT-47LT IPC4101 / 126 Prepreg. Are Microvia Failures Plaguing Your HDI Any Layer Designs? High-density interconnect (HDI) designs are pushing the envelope - higher layer count HDI relies on complex microvia designs: skip vias, staggered microvias, and stacked microvias in sequential laminations.