Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes
Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Suggested Items
U.S. Department of Commerce Announces $1.4 Billion in Final Awards to Support the Next Generation of U.S. Semiconductor Advanced Packaging
01/17/2025 | U.S. Department of CommerceThe U.S. Department of Commerce has announced that CHIPS National Advanced Packaging Manufacturing Program (NAPMP) has finalized $1.4 billion in award funding to bolster U.S. leadership in advanced packaging and enable new technologies to be validated and transitioned at scale to U.S. manufacturing.
Infineon Strengthens Supply Chain with New Backend Fab in Thailand
01/16/2025 | InfineonInfineon Technologies AG has broken ground for a new semiconductor backend production site in Samut Prakan, south of Bangkok, optimizing and further diversifying its manufacturing footprint. After an official meeting with the Prime Minister of Thailand, Paetongtarn Shinawatra, at the Government House, Infineon's Chief Operations Officer Dr. Rutger Wijburg launched the construction of the new fab today.
SIA Releases Policy Recommendations for Trump-Vance Administration and 119th Congress
01/16/2025 | SIAThe Semiconductor Industry Association (SIA) released a policy agenda setting forth the U.S. semiconductor industry’s policy priorities and suggested areas for collaboration with the Trump-Vance administration and the 119th Congress.
U.S. Department of Commerce Announces Preliminary Terms with MACOM to Help Strengthen Supply Chain Resilience for U.S. Defense and Telecommunications Industries
01/16/2025 | U.S. Department of CommerceThe U.S. Department of Commerce signed a non-binding preliminary memorandum of terms (PMT) with MACOM Technology Solutions Inc. (MACOM) to provide up to $70 million in proposed direct funding under the CHIPS and Science Act.
SIA Statement on Biden Administration Action Imposing New Export Controls on AI Chips
01/15/2025 | SIAThe Semiconductor Industry Association (SIA) released the following statement from SIA President and CEO John Neuffer regarding the Biden Administration’s decision to publish an interim final rule titled, “Export Control Framework for Artificial Intelligence Diffusion.”