Toray Engineering Launches TRENG-PLP Coater: Panel Level Coater for Advanced Semiconductor Packaging
December 17, 2024 | ACCESSWIREEstimated reading time: 2 minutes

Toray Engineering Co., Ltd. has developed the TRENG-PLP Coater, a high-accuracy coating device for panel level packaging PLP is an advanced semiconductor packaging technology, for which there is growing demand particularly from AI servers and data centers. Sales of the TRENG-PLP Coater will commence in December 2024.
The Coater enables 2.5D packaging-a next-generation semiconductor production technology-to be applied to larger substrates. Specifically, it is capable of creating detailed rewiring layers on glass substrates for use in interposers, which are a key component of integrated circuits. In this way, the Coater facilitates the production of high-performance semiconductors.
Toray Engineering has already delivered pilot TRENG-PLP Coaters to a number of major semiconductor manufacturers to demonstrate its capabilities. Now, the company is preparing to mass-produce the devices, and is targeting orders totaling 20 million USD by fiscal 2025, and 40 million USD by fiscal 2030.
In recent years, increased demand for generative AI servers has resulted in a proliferation of hyperscale data centers. As semiconductor performance has improved, the market for high-performance semiconductors has expanded rapidly; at the same time, this technological progress has driven demand for larger-scale and more efficient advanced semiconductor packaging, which is indispensable for the production of advanced semiconductor devices.
Interposers are a key component in advanced semiconductor packaging, and are traditionally made of silicon. However, since interposers are square and silicon wafers are round in shape, cutting square interposers out of 300mm-diameter round silicon wafers inevitably results in waste silicon. Moreover, as semiconductor performance increases, package sizes have been increasing year on year, leading to fears of further decreases in production efficiency.
PLP technologies, which use 600mm-square glass substrates, are seen as a potential solution to the above problems. The larger area of the glass substrate means that larger-scale packages can be produced compared to what is possible with silicon wafers, while its square shape means that the entire substrate can be effectively used to create square interposers without resulting in unused substrate.
Yet the use of PLP technologies to create circuits is not without its own issues: warping of the glass substrate must be prevented, while the wiring materials and photoresist materials must be of a uniform thickness.
To prevent warping, Toray Engineering has developed new technologies for the handling of large glass substrates, drawing on proprietary coating technologies for LCD panels, which are capable of controlling thickness with a high degree of precision. These technologies enable the TRENG-PLP Coater to create high-density rewiring layers on 600mm-square glass substrates.
Building on Toray's production technologies for advanced fiber materials, Toray Engineering has developed and refined microfabrication technologies for use in semiconductor packaging equipment, display production equipment, and a wide range of other equipment used in the field of electronics.
Going forward, the company will continue to utilize its high-level production technologies to provide solutions that contribute to society's forward progress.
Testimonial
"The I-Connect007 team is outstanding—kind, responsive, and a true marketing partner. Their design team created fresh, eye-catching ads, and their editorial support polished our content to let our brand shine. Thank you all! "
Sweeney Ng - CEE PCBSuggested Items
izmomicro Achieves Breakthrough in Silicon Photonics Packaging, Establishing India's Leadership in Advanced Semiconductor Integration
08/21/2025 | PRNewswireizmomicro, a specialized division of izmo Ltd., announced a major milestone in silicon photonics packaging, underscoring its role as a pioneer in India's semiconductor ecosystem and advancing the country's position in the global race toward next-generation data and AI infrastructure.
Indium Corporation to Showcase Innovative Materials Enabling AI Technology at SEMICON Taiwan
08/20/2025 | Indium CorporationIndium Corporation®, a leading materials refiner, smelter, manufacturer, and supplier to the global electronics, semiconductor, AI, thin-film, and thermal management markets, will showcase its heterogeneous integration and assembly (HIA) products and thermal interface materials (TIMs) at SEMICON Taiwan, to be held September 10-12 in Taipei, Taiwan.
TRI: Discover SEMI Inspection and Metrology at SEMICON India 2025
08/20/2025 | TRITest & Research India PVT, LTD. (T&R India), TRI's distributor, will join SEMICON India 2025 at Yashobhoomi (IICC), New Delhi, India from September 2 – 4, 2025.
Koh Young Showcases Advanced Dimensional Metrology and Inspection Solutions for Semiconductor and Wafer-Level Packaging at SEMICON India
08/20/2025 | Koh YoungKoh Young, the industry leader in True 3D™ measurement-based dimensional metrology and inspection solutions, will present its latest advancements for semiconductor and advanced packaging applications in Hall 1 Booth 1086 during SEMICON India 2025 held September 2-4, 2025, at Yashobhoomi (IICC), New Delhi, India.
SEMI Announces Session and Speaker Lineups Headlined by Arizona Governor and Global Tech Executives
08/20/2025 | SEMISEMI, the industry association serving the global semiconductor and electronics design and manufacturing supply chain, today announced its lineup of confirmed speakers and sessions for this year’s SEMICON® West event, taking place from October 7-9 at the Phoenix Convention Center in Phoenix, Arizona.