Partial HDI: A Complete Solution
October 10, 2024 | I-Connect007 Editorial TeamEstimated reading time: 3 minutes
We recently spoke with IPC instructor Kris Moyer about partial HDI, a process that’s recently been growing in popularity. Partial HDI allows designers to escape route out from tight-pitch BGAs on one layer, where a mechanically drilled plated through-hole is not an option, while avoiding the complexity and expense of sequential lamination cycles.
As Kris explains, this process doesn’t add much to the cost, and it’s fairly straightforward. But there are some competing signal integrity and fabrication requirements to contend with. We asked Kris to walk us through this process.
Andy Shaughnessy: We’ve been talking recently about partial HDI. You’ve been teaching this in your IPC classes. Tell us about it.
Kris Moyer: The BGAs are the most problematic as far as tight pitch, along with the column grid array (CGA), and the land grid array (LGA). All these packages have been going to smaller pitches. When they first came out, we were at 1.27 mm pitch, and you could easily get a mechanically drilled plated through-hole via between the lands. But as you start getting below that pitch to 0.5 mm, 0.4 mm, and smaller, you are not able to place a mechanically drilled plated through-hole in there and still meet the IPC design and producibility requirements. You also need to go to very thin coppers to etch the feature geometries that small. We call this partial HDI, but many companies call it hybrid construction. Fortunately, we can now implement some HDI technology in one lamination cycle without going through full sequential lamination, which is a big advantage.
Shaughnessy: I imagine that there are some trade-offs when we mix technologies like this.
Moyer: Yes. The problem is, it's not just that the pitch is smaller; the size of the land is also smaller, so the spacing between the lands is smaller. In traditional boards, we know how to work with half-ounce copper, or 1-ounce copper. But now we're in quarter-ounce, eighth-ounce, 20-micron, 15-micron, or 5-micron copper thicknesses to get the etching that fine. With a 0.5 millimeter pitch BGA, we're talking about 3 or maybe 2 mils of copper-to-copper between the lands.
You can't etch that out of traditional 1-ounce copper. With these hybrid designs, you can build up all the inner layers with standard 1-ounce copper, but on the outer layer where these BGAs are being attached, you will have to go to very thin coppers and doing some laser-drill microvia technology to get a via feature sufficiently small enough that gets between the pads to get down to that first layer from the solder pads.
Marcy LaRont: You don’t have to do 2-4-2 buildup boards? Is that what we're talking about here?
Moyer: That’s right. The 2-4-2 is full HDI with sequential lamination. The number 4 in 2-4-2 means that you build four layers using standard multilayer fabrication. Then on each of the two sides, the top and the bottom, you add two HDI layers sequentially. With partial HDI, we only need one HDI layer on that one surface. You can build it in one lamination cycle because you only have to laser drill that first outermost layer. But you will need a thin layer to meet the aspect ratio requirements of microvias. You might not necessarily have a reinforcement layer. That's one of the issues that we have with HDI. Often, to get those very thin dielectrics—the 1-mil dielectric layers that we do with HDI layers—we're basically doing resin-coated coppers without any reinforcement material.
To continue reading this article, which appeared in the October 2024 issue of Design007 Magazine, click here.
Suggested Items
I-Connect007 Editor's Choice: Five Must-Reads for the Week
01/17/2025 | Nolan Johnson, I-Connect007We’re even more committed to being your best source for industry news and tips and tricks of the trade. To that end, I’m sharing my favorite news items of the week. They range from reports on quarterly earnings to Dan Feinberg’s coverage of CES and some harsh reality from marketing expert Dan Beaulieu. If you missed it on Monday, be sure to read it again here. It’s well worth your time.
AIM to Participate in SMTA Ultra High Density Interconnect Symposium
01/15/2025 | AIMAIM Solder, a leading global manufacturer of solder assembly materials for the electronics industry is pleased to announce its participation in the SMTA Ultra High Density Interconnect (UHDI) Symposium, taking place on January 23, 2025 at the Peoria Sports Complex in Peoria, Arizona.
Upcoming SMTA UHDI Symposium: Shortening the Learning Curve
01/15/2025 | Marcy LaRont, I-Connect007SMTA’s second annual UHDI Symposium on Jan. 23 in Phoenix will highlight groundbreaking discussions on UHDI assembly test board, innovative electronic inks, process controls, and signal integrity solutions. Organizer Tara Dunn talks about the importance of the event and how she prepared presentations and discussions that would appeal to fabricators, assemblers, and designers. This event will shorten your learning curve and spark new ideas that push the boundaries of hardware electronics manufacturing. There’s still time to register.
Global PCB Connections: The Future of HDI PCBs
01/16/2025 | Jerome Larez -- Column: Global PCB ConnectionsHigh-density interconnect (HDI) printed circuit boards (PCBs) transform modern electronics by providing increased functionality, reduced sizes, and enhanced performance in complex designs. They do so by using advanced techniques, such as finer line and space definitions, microvias, and additional board layers. Specialized via structures—namely blind, buried, and stacked vias—offer complex routing while conserving space. This allows for the development of highly compact electronic devices. This article delves into HDI PCB technology, the function and benefits of blind, buried, and stacked vias, and their impact on PCB performance and design.
American Standard Circuits’ Anaya Vardya to Keynote PanPac Summit 2025
01/09/2025 | American Standard CircuitsThe Pan Pacific Strategic Electronics Symposium (PanPac) has announced that Anaya Vardya, President and CEO of American Standard Circuits (ASC), will deliver the keynote address at this year’s conference. Hosted by the Surface Mount Technology Association (SMTA), PanPac 2025 will take place from January 27-30, 2025 at the Sheraton Maui Resort & Spa in Maui, Hawaii.