-
- News
- Books
Featured Books
- smt007 Magazine
Latest Issues
Current IssueSpotlight on India
We invite you on a virtual tour of India’s thriving ecosystem, guided by the Global Electronics Association’s India office staff, who share their insights into the region’s growth and opportunities.
Supply Chain Strategies
A successful brand is built on strong customer relationships—anchored by a well-orchestrated supply chain at its core. This month, we look at how managing your supply chain directly influences customer perception.
What's Your Sweet Spot?
Are you in a niche that’s growing or shrinking? Is it time to reassess and refocus? We spotlight companies thriving by redefining or reinforcing their niche. What are their insights?
- Articles
- Columns
- Links
- Media kit
||| MENU - smt007 Magazine
Creating a Design Constraint Strategy
July 24, 2025 | I-Connect007 Editorial TeamEstimated reading time: 2 minutes

Feature Q&A With Kris Moyer, Global Electronics Association
Most designers learn how to set their design constraints through trial and error. EDA vendors’ guidelines explain how to use their particular tools’ constraints, and IPC standards offer a roadmap, but PCB designers usually develop their own unique styles for setting constraints.
Is there a set of best practices for setting constraints? That’s what I asked Global Electronics Association design instructor Kris Moyer, who covers design constraints in his classes. In this interview, Kris discusses how to identify PCB design requirements and set design constraints tightly enough for performance but flexible enough for manufacturing limitations.
What pre-layout analysis should be performed before you begin setting constraints?
Kris Moyer: There are several analyses that should be completed before setting constraints. These include the following:
- Timing/signal integrity: Used to set controlled impedance, termination, length matching and max length, and layer restrictions for digital signals.
- SPICE/power integrity analysis: Used to define the power distribution network (PDN) limits, the current requirements (trace widths), and voltage clearance requirements (Cu-Cu clearance).
- Thermal analysis: Used to determine how many plane layers, the copper weight of the plane layers, temperature rise of the traces (also used to define trace width), and any heat-sinking needed.
- Structural/mechanical analysis: This is the vibration, shock, and other environmental impacts to the design. It’s used to trade off between how many copper layers vs. board thickness for the stackup, and it is also used to evaluate the number and locations of mount holes or other support structures for the board. This analysis also leads to placement restrictions, such as specific placement of tall parts due to the design of the enclosure, or heavy/high mass parts due to special support structures designed into the housing, etc.
- Material analysis: This is an investigation of any special materials that may be needed, such as RF materials, flex materials, etc. These all have an impact on the stackup of the PCB and often lead to routing restrictions. For instance, you can only route the RF signals on the RF layers, or you have fewer routing layers available in the flex sections vs. the rigid sections of a rigid-flex board, limiting your ability to route signals from one rigid section to the next.
To continue reading this Q&A, which originally appeared in the July 2025 Design007 Magazine, click here.
Testimonial
"Our marketing partnership with I-Connect007 is already delivering. Just a day after our press release went live, we received a direct inquiry about our updated products!"
Rachael Temple - AlltematedSuggested Items
The Signal Integrity Issue: Design007 Magazine September 2025
09/09/2025 | I-Connect007 Editorial TeamAs the saying goes, “If you don’t have signal integrity problems now, you will eventually.” This month, our experts share a variety of design techniques that can help PCB designers and design engineers achieve signal integrity.
ASC Sunstone Circuits to Exhibit at AEMS 2025
09/09/2025 | American Standard CircuitsASC Sunstone Circuits will be exhibiting at AEMS 2025 (Anaheim Electronics and Manufacturing Show) to be held at the Anaheim Convention Center on September 24 and 25, 2025.
Automation Meets Sustainability
09/08/2025 | Rick Nichols, GreenSource EngineeringGreenSource Engineering (GSE) is proud to have contributed to the first successful reshoring of a PCB facility on a greenfield site in the United States. While we are honored to have played a key role, full credit for this achievement goes to SEL for its vision, commitment, and professionalism.
Cadence to Acquire Hexagon’s Design & Engineering Business
09/08/2025 | Cadence Design SystemsCadence announced it has entered into a definitive agreement to acquire the Design & Engineering (D&E) business of Hexagon AB, which includes its MSC Software business—a pioneer in engineering simulation and analysis solutions.
Synopsys, GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
09/05/2025 | GlobalFoundriesSynopsys, Inc. and GlobalFoundries (GF) announced a new collaboration to launch an educational ‘chip design to tapeout’ program for universities worldwide.